Fast 4-2 carry save adder using multiplexer logic

Details Fast 4-2 carry save adder using multiplexer logic Fast 4-2 carry save adder using multiplexer logic

1997-07-11

1998-09-08

Malzahn, David H.

Boots, shoes, and leggings

36476002, G06F 750

Patent

active

058054910

ABSTRACT:
A fast 4-2 carry save adder using multiplexers and inverters only, for receiving four one bit data inputs and a one bit carry-in, and generating a sum and a carry-dependent output in three logic delays and a carry-independent carry out in two logic delays. The 4-2 carry adder has particular application in multiplier arrays.

REFERENCES:
patent: 4228520 (1980-10-01), Letteney et al.
patent: 4901270 (1990-02-01), Galbi et al.
patent: 5206828 (1993-04-01), Shah et al.
patent: 5321644 (1994-06-01), Schibinger
patent: 5343418 (1994-08-01), Zinger
patent: 5436574 (1995-07-01), Veenstra
patent: 5491653 (1996-02-01), Taborn et al.
patent: 5625582 (1997-04-01), Timko
"4-2 Carry-Save Adder Implementation Using Send Circuits", IBM Technical Disclosure Bulletin, vol. 20 No. 9 Feb. 1978 pp. 3594-3597.
"4-2 Carry-Save Adder Module", IBM Technical Disclosure Bulletin, vol. 23, No. 8 Jan. 1981, pp. 3811-3814.
"Fast Carry Save Adder", IBM Technical Disclosure Bulletin, vol. 33, No. 6B Nov. 1990, pp. 157-159.

Affiliated with

Also associated with

Rating

Fast 4-2 carry save adder using multiplexer logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast 4-2 carry save adder using multiplexer logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast 4-2 carry save adder using multiplexer logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1289563