Family of multiple segmented programmable logic blocks interconn

Details Family of multiple segmented programmable logic blocks interconn Family of multiple segmented programmable logic blocks interconn

1991-05-13

1993-07-06

Hudspeth, David R.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

364716, H03K 19177

Patent

active

052257193

ABSTRACT:
Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. The programmable switch matrix provides centralized global routing with a fixed path independent delay and decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O macrocells decouple the logic macrocells from the package I/O pins. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell. In a first PLD of each family, a first predetermined number of input lines couple the switch matrix to each programmable logic block. In a second PLD of each family, a second predetermined number of input lines couple the switch matrix to each programmable logic block. The number of input lines to each programmable logic block and to the switch matrix are selected to provide a predetermined routability factor. The second family of PLDs has a larger pin to logic ratio than the first family of PLDs.

REFERENCES:
patent: 4034356 (1977-07-01), Howley et al.
patent: 4207556 (1980-06-01), Sugiyama et al.
patent: 4328565 (1982-05-01), Harari
patent: 4361847 (1982-11-01), Harari
patent: 4366393 (1982-12-01), Kasuya
patent: 4409723 (1983-10-01), Harari
patent: 4415818 (1983-11-01), Ogawa et al.
patent: 4446534 (1984-05-01), Smith
patent: 4551815 (1985-11-01), Moore et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4639893 (1987-01-01), Eitan
patent: 4649520 (1987-03-01), Eitan
patent: 4677318 (1987-06-01), Veenstra
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4691161 (1987-09-01), Kant et al.
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4742252 (1988-05-01), Agrawal
patent: 4758747 (1988-07-01), Young et al.
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4876640 (1989-10-01), Shankar et al.
patent: 4878200 (1989-10-01), Asghar et al.
patent: 4903223 (1990-02-01), Norman et al.
patent: 5015884 (1991-05-01), Agrawal et al.
Cole, Bernard, "Programmable Logic Devices: The Second Generation," Electronics, May 12, 1988, pp. 61-63.
Cole, Bernard, "Altera Pushes EPLDs to 5,000 gates and 60 MHz," Electronics, May 12, 1988, pp. 66-67.
"TI's Erasable PLDs are Fast but Don't Need Much Power," Electronics, May 12, 1988, pp. 70-71.
Faria, Donald F., et al., "`MAX` EPLDs Provide Solutions to Both `Gate Intensive` and `Register Intensive` Applications," Altera Corporation, no date, pp. 1-8.
Altera Databook, Jan. 1988, pp. 2-1 through 2-29.
"Design Kit Handles One-Chip Modems," Electronics, May 12, 1988.
Lytle, Craig, "Max+Plus Eases High-Density EPLD Design Entry," Altera Corporation, no date, pp. 1-4.
Altera Product Specification "Multiple Array Matrix High Density EPLDs," no date, pp. 1-16.
"Advanced Tools Tackle More Complex Chips in the New Generations of PLDs," Electronics, May 12,1988, p. 111.
Wirbel, Lorin, "Altera Details Max Scheme, Software," Electronics Engineering Times, May 16, 1988, p. 82.
"Mentor Adds 80960 Simulation to Tool, Kit," Electronics, May 12, 1988.
"FPGA 2010, Field Programmable Gate Array" Plus Logic, San Jose, Calif., no date, pp. 1-4.
"FPGA 2020, Field Programmable Gate Array," Plus Logic, San Jose, Calif., no date, pp. 1-37.
"FPGA 2040, Field Programmable Gate Array," Plus Logic, San Jose, Calif., no date, pp. 1-4.
"FPSL 5110, Intelligent Data Buffer," Plus Logic, San Jose, Calif., no date, pp. 1-6.
S. Kassinidis, "Use FPGAs to Match A CPU to its Memory Subsystem," Electronic Design, 7 pages, Feb. 8, 1990.
"The Maximalist Handbook," Altera Corporation, San Jose, Calif., Jan. 1990, pp. 23-82.
"Programmable Logic Device ATV5000," Atmel Corporation, San Jose, Calif., Feb. 1990, pp. 1-3.
"Programmable Logic," Intel Corporation, Mt. Prospect, Ill., (1990), pp. 2-43 to 2-49, 2-60 to 2-69.

Affiliated with

Also associated with

Rating

Family of multiple segmented programmable logic blocks interconn does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Family of multiple segmented programmable logic blocks interconn, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Family of multiple segmented programmable logic blocks interconn will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1692422