False-lock-free delay locked loop circuit and method

Details False-lock-free delay locked loop circuit and method False-lock-free delay locked loop circuit and method

2006-04-25

2006-04-25

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S149000

Reexamination Certificate

active

07034591

ABSTRACT:
A phase detector in a delay locked loop circuit operates to determine the status of propagation of a first pulse of a reference clock signal (CKref) through a delay line (21). A first control signal (DOWN) is produced a in response to represent a first time at which the first pulse has progressed entirely through the delay line (21) and a later second time at which a next second pulse of the reference clock signal (CKref) arrives at a first input of the phase detector (24A). The delay of the delay line (21) is reduced in response to the first control signal (DOWN). A second control signal (UP) is produced in response to the status to represent a third time at which the second pulse of the reference clock signal (CKref) arrives at the first input of the phase detector (24A) and a later fourth time at which the first pulse of the reference clock signal (CKref) has progressed to the end of the delay line (21) and is used to increase the delay of the delay line (21).

REFERENCES:
patent: 5994934 (1999-11-01), Yoshimura et al.
patent: 6239634 (2001-05-01), McDonagh
patent: 6326826 (2001-12-01), Lee et al.
“CMOS DLL-Based 2-V 3.2-ps Jitter 1-GHz Clock Synthesizer and Temperature-Compensated Tunable Oscillator” by David J. Foley and Michael P. Flynn, IEEE Journal of Solid-State Circuits, vol. 36, No. 3, Mar. 2001, pp. 417-423.

Affiliated with

Also associated with

Rating

False-lock-free delay locked loop circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with False-lock-free delay locked loop circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and False-lock-free delay locked loop circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3570785