Pulse or digital communications – Synchronizers – Frequency or phase control using synchronizing signal
Reexamination Certificate
2008-04-29
2008-04-29
Tran, Khanh C. (Department: 2611)
Pulse or digital communications
Synchronizers
Frequency or phase control using synchronizing signal
C375S376000
Reexamination Certificate
active
11108741
ABSTRACT:
Disclosed herein is a false lock detection circuit including: a data signal input section receiving an input of a data signal; a clock signal input section receiving an input of a clock signal generated from the data signal; a pattern detector obtaining the data signal on a basis of the clock signal, and detecting a data pattern in which adjacent pieces of data at at least three consecutive bits differ from each other; a phase period shift detector detecting a shift between periods of phases at a change point of the data signal and a change point of the clock signal; and a determining section determining whether a false lock has occurred on a basis of results of detection of the pattern detector and the phase period shift detector.
REFERENCES:
patent: 5123030 (1992-06-01), Kazawa et al.
patent: 5255292 (1993-10-01), LaRosa et al.
patent: 6807225 (2004-10-01), Tonietto et al.
patent: 04-132048 (1992-05-01), None
Ishida Hiroki
Nishimura Takashi
Kananen Ronald P.
Rader & Fishman & Grauer, PLLC
Sony Corporation
Tran Khanh C.
LandOfFree
False lock detection circuit and false lock detection... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with False lock detection circuit and false lock detection..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and False lock detection circuit and false lock detection... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3926250