Fair multiplexing scheme for multiple input port router

Details Fair multiplexing scheme for multiple input port router Fair multiplexing scheme for multiple input port router

2005-12-20

2009-06-30

Ly, Anh-Vu (Department: 2416)

Multiplex communications

Data flow congestion prevention or control

Flow control of data transmission through a network

Reexamination Certificate

active

07554918

ABSTRACT:
The present scheme provides a mechanism for preventing traffic on one or more LAN ports from dramatically affecting performance on other LAN ports of a router resource. In one embodiment, the utilization of a router resource at the interface between a first number of a local area network ports and a second number of wide area network links by each LAN port is controlled according to the bandwidth availability of corresponding bundles of the WAN links assigned to each of the LAN ports and a switching capacity of the router resource. In this scheme, individual ones of the LAN ports may be permitted to exceed their fair share of the switching capacity of the router resource, but only if a current switching load due to the traffic from all of the LAN ports is less than the maximum switching capacity for the router resource as a whole. If the current switching load due to traffic from all of the LAN ports is equal to the maximum switching capacity of the router resource, however, those of the LAN ports that are attempting to utilize more than their fair share of the bandwidth availability or the switching capacity may be throttled back. Such throttling back may include dropping packets inbound on those LAN ports that are attempting to utilize more than their fair share of the resources, preferably at the entry point to the router resource.

REFERENCES:
patent: 5325356 (1994-06-01), Lyles
patent: 5570348 (1996-10-01), Holden
patent: 5633861 (1997-05-01), Hanson et al.
patent: 5818842 (1998-10-01), Burwell
patent: 5838681 (1998-11-01), Bonomi et al.
patent: 5896377 (1999-04-01), Boot
patent: 5983278 (1999-11-01), Chong et al.
patent: 6075771 (2000-06-01), Wolff et al.
patent: 6108306 (2000-08-01), Kalkunte et al.
patent: 6108307 (2000-08-01), McConnell et al.
patent: 6118761 (2000-09-01), Kalkunte et al.
patent: 6119235 (2000-09-01), Vaid et al.
patent: 6151301 (2000-11-01), Holden
patent: 6157614 (2000-12-01), Pasternak et al.
patent: 6160808 (2000-12-01), Maurya
patent: 6198722 (2001-03-01), Bunch
patent: 6202094 (2001-03-01), Grosser, Jr. et al.
patent: 6208619 (2001-03-01), Takeuchi
patent: 6252849 (2001-06-01), Rom et al.
patent: 6292465 (2001-09-01), Vaid et al.
patent: 6426943 (2002-07-01), Spinney
patent: 6563821 (2003-05-01), Hong et al.
patent: 6615271 (2003-09-01), Lauck et al.
patent: 6717912 (2004-04-01), Lemyre et al.
patent: 7016301 (2006-03-01), Moore
patent: 2003/0048778 (2003-03-01), Davison
patent: 2003/0198241 (2003-10-01), Putcha et al.

Affiliated with

Also associated with

Rating

Fair multiplexing scheme for multiple input port router does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fair multiplexing scheme for multiple input port router, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fair multiplexing scheme for multiple input port router will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4111865