Static information storage and retrieval – Plural shift register memory devices
Patent
1978-02-28
1979-01-02
Fears, Terrell W.
Static information storage and retrieval
Plural shift register memory devices
307221R, 365222, G11C 2100
Patent
active
041330447
ABSTRACT:
Disclosed is a plurality of parallel resistive-capacitive clamping circuits ndividually coupling the bit "input" and bit "output" terminals of a multi-bit, serial/parallel (S/P), synchronous/asynchronous (S/A) shift register (e.g., CD-4034A). The clamping circuits provide the contents of the shift register with an increased immunity from the effects of transients, radiation, and temporary power failures.
REFERENCES:
patent: 4065756 (1977-12-01), Panigrahi
Gariazzo Michael C.
Haynes Leonard S.
Branning A. L.
Fears Terrell W.
Perry G. J.
Sciascia R. S.
The United States of America as represented by the Secretary of
LandOfFree
Failure-resistant pseudo-nonvolatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Failure-resistant pseudo-nonvolatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failure-resistant pseudo-nonvolatile memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1520800