Failure detection for partial write operations for memories

Details Failure detection for partial write operations for memories Failure detection for partial write operations for memories

1988-08-30

1990-04-17

Atkinson, Charles E.

Excavating

371 401, G06F 1110

Patent

active

049186957

ABSTRACT:
A failure detection system for variable field partial write system for merging data bits in a memory word upon programmable request is described. The variable bit field can be selected for any number of bit positions from a single bit up to and including a full data word, where data words are comprised of a predetermined number of bytes each containing a predetermined number of bits. A Start Bit Code defines the location of the start of the bit field to be written and an End Bit Code defines the bit after the last bit that is to be merged and written. Write and Read Data to be used in the partial merge operation are stored in a Merge Register along with a code derived from the Start and End Code bits. The bits not used are stored in a Non-Merge Register. Parities are compared to verify that a parity error did not occur when the Merge Register was loaded.

REFERENCES:
patent: 3863217 (1975-01-01), Taylor
patent: 4072853 (1978-02-01), Barlow et al.
patent: 4077028 (1978-02-01), Lui et al.
patent: 4157586 (1979-06-01), Gannon et al.
patent: 4520439 (1985-05-01), Liepa

Affiliated with

Also associated with

Rating

Failure detection for partial write operations for memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Failure detection for partial write operations for memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failure detection for partial write operations for memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1058224