Failsafe display of frame locked graphics

Details Failsafe display of frame locked graphics Failsafe display of frame locked graphics

2006-02-21

2006-02-21

Shankar, Vijay (Department: 2673)

Computer graphics processing and selective visual display system

Display driving control circuitry

C345S589000

Reexamination Certificate

active

07002566

ABSTRACT:
A system including a failsafe mechanism adapted to visually display frame locked digital image data and a method therefor. The system receives input image data at an input frame rate and/or input resolution. The packing circuit generates coded image data by compressing the input image data. An unpacking circuit decompresses the coded image and provides output image data to a display device at an output frame rate and/or output resolution.

REFERENCES:
patent: 5473342 (1995-12-01), Tse et al.
patent: 5691768 (1997-11-01), Civanlar et al.
patent: 5991883 (1999-11-01), Atkinson
patent: 6359625 (2002-03-01), Perego
patent: 6466264 (2002-10-01), Shioji
patent: 6683604 (2004-01-01), West et al.

Affiliated with

Also associated with

Rating

Failsafe display of frame locked graphics does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Failsafe display of frame locked graphics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failsafe display of frame locked graphics will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3676822