Failed link training

Details Failed link training Failed link training

2004-01-12

2008-10-14

Phunkulh, Bob A (Department: 2619)

Multiplex communications

Diagnostic testing

Path check

C370S252000, C714S701000

Reexamination Certificate

active

07436777

ABSTRACT:
A data communications architecture employing serializers and deserializers that reduces data communications latency. In an illustrative implementation, the data communications architecture communicates data across communications links. The architecture maintains various mechanisms to promote data communications speed and to avoid communication link down time. These mechanisms perform the functions including but not limited to handling uncertain data arrival times, detecting single bit and multi-bit errors, handling communications link failures, addressing failed link training, identifying and marking data as corrupt, and identifying and processing successful data transactions across the communications link.

REFERENCES:
patent: 3676859 (1972-07-01), Hollaway et al.
patent: 4047159 (1977-09-01), Boudry
patent: 4322793 (1982-03-01), Andersson et al.
patent: 4490788 (1984-12-01), Rasmussen
patent: 4677614 (1987-06-01), Circo et al.
patent: 5068854 (1991-11-01), Chandran et al.
patent: 5487151 (1996-01-01), Kikuchi et al.
patent: 5754789 (1998-05-01), Nowatzyk et al.
patent: 5790563 (1998-08-01), Ramamurthy et al.
patent: 5907566 (1999-05-01), Benson et al.
patent: 5956370 (1999-09-01), Ducaroir et al.
patent: 6052812 (2000-04-01), Chen et al.
patent: 6085257 (2000-07-01), Ducaroir et al.
patent: 6092233 (2000-07-01), Yang
patent: 6154870 (2000-11-01), Fredrickson et al.
patent: 6167077 (2000-12-01), Ducaroir et al.
patent: 6311239 (2001-10-01), Matthews
patent: 6313932 (2001-11-01), Roberts et al.
patent: 6374389 (2002-04-01), Tuma et al.
patent: 6404739 (2002-06-01), Gonno
patent: 6516952 (2003-02-01), Wang et al.
patent: 6556152 (2003-04-01), Pitio et al.
patent: 6587432 (2003-07-01), Putzolu et al.
patent: 6628679 (2003-09-01), Talarek
patent: 6647428 (2003-11-01), Bannai et al.
patent: 6662332 (2003-12-01), Kimmitt
patent: 6671833 (2003-12-01), Pitio
patent: 6690682 (2004-02-01), Giaretta et al.
patent: 6738935 (2004-05-01), Kimmitt
patent: 6771671 (2004-08-01), Fields et al.
patent: 6834362 (2004-12-01), Nishtala
patent: 6850559 (2005-02-01), Driessen et al.
patent: 6894969 (2005-05-01), Chidambaran et al.
patent: 6963533 (2005-11-01), Kukic
patent: 6992987 (2006-01-01), Kobayashi
patent: 7013419 (2006-03-01), Kagan et al.
patent: 7016304 (2006-03-01), Chou et al.
patent: 7035294 (2006-04-01), Dove et al.
patent: 7039837 (2006-05-01), Martini et al.
patent: 7046623 (2006-05-01), Kukic
patent: 7054331 (2006-05-01), Susnow et al.
patent: 7058010 (2006-06-01), Chidambaran et al.
patent: 7062568 (2006-06-01), Senevirathne et al.
patent: 7073001 (2006-07-01), Kucharewski et al.
patent: 7159137 (2007-01-01), Nemawarkar et al.
patent: 7180867 (2007-02-01), Hoch et al.
patent: 7200790 (2007-04-01), Sharma et al.
patent: 7243291 (2007-07-01), Williams
patent: 2002/0001287 (2002-01-01), Bergenwall et al.
patent: 2002/0087921 (2002-07-01), Rodriguez
patent: 2002/0122503 (2002-09-01), Agazzi
patent: 2002/0133762 (2002-09-01), Susnow et al.
patent: 2003/0002505 (2003-01-01), Hoch et al.
patent: 2003/0061390 (2003-03-01), Schaller et al.
patent: 2003/0112798 (2003-06-01), Ziegler et al.
patent: 2003/0120852 (2003-06-01), McConnell et al.
patent: 2003/0123444 (2003-07-01), Watanabe et al.
patent: 2003/0145134 (2003-07-01), Wehage et al.
patent: 2003/0149922 (2003-08-01), Lai
patent: 2003/0158992 (2003-08-01), Ajanovic et al.
patent: 2003/0189903 (2003-10-01), Hsu
patent: 2003/0210071 (2003-11-01), Fowler
patent: 2003/0226085 (2003-12-01), Tucker
patent: 2004/0071250 (2004-04-01), Bunton et al.
patent: 2005/0073586 (2005-04-01), Li et al.
patent: 2005/0076280 (2005-04-01), Martinez
patent: 03069244 (1999-03-01), None
IBM Corporation, “Blue Logic Ethernet Family of Cores”, IBM Microelectronics Division, (2001), (located at www.ibm.com/chips).
IBM Corporation, “Blue Logic High-Speed SERDES Family of Cores”, IBM Microelectronics Division, (2003), (located at www.ibm.com/chips).
IBM Corporation, “Blue Logic Ethernet Family of Cores”, IMB Microelectronics Division (2001), (located at www.imb.com/chips).
IBM Corporation, “Blue Logic High-Speed SERDES Family of Cores”, IMB Microelectronics Division, 2003 (located at www.imb.com/chips).

Affiliated with

Also associated with

Rating

Failed link training does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Failed link training, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failed link training will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4009077