Fail safe, fault tolerant circuit for manufacturing test logic o

Details Fail safe, fault tolerant circuit for manufacturing test logic o Fail safe, fault tolerant circuit for manufacturing test logic o

1992-06-29

1995-04-04

Ramirez, Ellis B.

Excavating

324 731, G01R 3128, G06F 1560

Patent

active

054043590

ABSTRACT:
An application specific integrated circuit (ASIC) includes ASIC logic and test logic that includes a fail-safe circuit and test logic circuitry. The test logic in conjunction with input and output test cells provides manufacturing test capability for the ASIC logic with a plurality of input pins and a plurality of output pins. The test logic generates several control signals that can affect operation of the ASIC logic. If any one of these signals is driven active by either a failure or a defect, the ASIC logic would be rendered inoperative. Consequently, each of these control signals is routed to the fail-safe circuit. These control signals include, for example, tri-state and reset signals and other control signals generated by test logic circuitry for the built-in testing of the ASIC. The fail-safe circuit generates a fail-safe control output signal for a corresponding control input signal from the test logic circuitry only during manufacturing testing when a fail-safe enable signal is applied to the fail-safe circuit. Preferably, the fail-safe enable signal is provided on one of the plurality of pins connected to the test logic so that the fail-safe enable signal cannot be generated by a failure or defect in the test logic circuitry.

REFERENCES:
patent: 3423728 (1969-01-01), Wissel
patent: 3581075 (1971-05-01), Mattson
patent: 3600604 (1971-08-01), Thorne-Booth
patent: 4672610 (1987-06-01), Salick
patent: 4779273 (1988-10-01), Boucler et al.
patent: 4896055 (1990-01-01), Fujii et al.
patent: 4914379 (1990-04-01), Magno
patent: 5065047 (1991-11-01), Igari et al.
patent: 5068603 (1991-11-01), Mahoney
patent: 5144230 (1992-09-01), Katoozi et al.
patent: 5155432 (1992-10-01), Mahoney
Xilinx; "The Programmable Gate Array Data Book"; 1989.

Affiliated with

Also associated with

Rating

Fail safe, fault tolerant circuit for manufacturing test logic o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fail safe, fault tolerant circuit for manufacturing test logic o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail safe, fault tolerant circuit for manufacturing test logic o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2384305