Boots – shoes – and leggings
Patent
1993-04-27
1996-08-27
Park, Collin W.
Boots, shoes, and leggings
364184, 244 76R, 318563, 371 681, G06F 1116
Patent
active
055507360
ABSTRACT:
A flight critical computer system for an aircraft includes dual independent lanes having two processors in each lane. The first lane has a primary processor and a redundant processor and provides a first command signal. The second lane includes a primary processor and a redundant processor and provides a second command signal. A first monitor compares the primary processor of the first lane with the primary processor of the second lane and generates first comparison signals as a function of disagreement therebetween. A second monitor compares the output signals of the redundant processor of the second lane and the primary processor of the first lane and generates second comparison signals as a function of disagreement therebetween. A third monitor compares the primary processor of the second lane with the redundant processor of the first lane and generates third comparison signals as a function of disagreement therebetween. Selection logic selects as a function of the first, second and third comparison signals at least output generated by the processors as a command signal of the system while allowing for at least one processor to fail before both command signals from the lanes, respectively, are disabled.
REFERENCES:
patent: 4096989 (1978-06-01), Tawfik
patent: 4130241 (1978-12-01), Meredith et al.
patent: 4327437 (1982-04-01), Gelderloos
patent: 4345191 (1982-08-01), Takats et al.
patent: 4472780 (1984-09-01), Chenoweth et al.
patent: 4622667 (1986-11-01), Yount
patent: 4785403 (1988-11-01), Kuhlberg
patent: 4787041 (1988-11-01), Yount
patent: 4887214 (1989-12-01), Takats et al.
patent: 4996687 (1991-02-01), Hess et al.
patent: 5054026 (1991-10-01), Tsubota
patent: 5088021 (1992-02-01), McLaughlin et al.
patent: 5195040 (1993-03-01), Goldsmith
patent: 5202980 (1993-04-01), Morita et al.
patent: 5274554 (1993-12-01), Takats et al.
Girts Robert D.
Hay Rick H.
Smith Clarence S.
Yount Larry J.
Champion Ron E.
Downs Brian C.
Gebhardt Mark J.
Honeywell Inc.
Park Collin W.
LandOfFree
Fail-operational fault tolerant flight critical computer archite does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fail-operational fault tolerant flight critical computer archite, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail-operational fault tolerant flight critical computer archite will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1060379