Excavating
Patent
1996-08-22
1998-02-10
Canney, Vincent P.
Excavating
371 212, G06F 1100
Patent
active
057176949
ABSTRACT:
A fail analysis device is to count the number of fails with respect to a memory under test detected during the test. The fail analysis device includes: a fail memory for storing fail data regarding the memory under test in an address defined by address data from a memory test system when a fail signal is detected by a logic comparator; an OR circuit to provide input data to the fail memory based on an OR function between the fail signal from the logic comparator and data stored in the fail memory in an address defined by the address data; a write enable control for supplying an write enable signal to said fail memory based on the fail signal; an AND circuit which is provided with the fail signal from the logic comparator and the data stored in the fail memory in an address defined by the address data for transferring the fail signal when the data from the fail memory indicates that the fail data has not been stored in the address; and a fail counter for counting the number of the fail signal transferred from the AND circuit during a process of testing the memory under test by the memory test system.
REFERENCES:
patent: 5400342 (1995-03-01), Matsumura et al.
patent: 5410687 (1995-04-01), Fujisaki et al.
patent: 5539699 (1996-07-01), Sato et al.
Advantest Corp.
Canney Vincent P.
LandOfFree
Fail analysis device for semiconductor memory test system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fail analysis device for semiconductor memory test system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail analysis device for semiconductor memory test system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2083673