Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2006-07-18
2006-07-18
Assouad, Patrick J. (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C365S201000, C714S718000, C714S719000, C324S537000, C324S765010
Reexamination Certificate
active
07079971
ABSTRACT:
A fail analysis device enabling a simplified operation and a reduced operation time. A reduced data acquiring section (40) reads a reduced logical data, obtained by reducing detailed logical data as a test result, from a CFM (120) in a semiconductor test device (100) and acquires it. A main viewer generating section (80) generates a main viewer window including a list of a test result for each DUT based on the reduced logical data for displaying on a display device (94). The list includes a result image indicating a pass/fail for each DUT and the reduced image of a fail bit map.
REFERENCES:
patent: 5355083 (1994-10-01), George et al.
patent: 5541510 (1996-07-01), Danielson
patent: 5761064 (1998-06-01), La et al.
patent: 6016278 (2000-01-01), Tsutsui et al.
patent: 6128403 (2000-10-01), Ozaki
patent: 6185324 (2001-02-01), Ishihara et al.
patent: 6185707 (2001-02-01), Smith et al.
patent: 6349240 (2002-02-01), Ogawa et al.
patent: 6360341 (2002-03-01), Yoshinaga
patent: 6363500 (2002-03-01), Hamada
patent: 6404911 (2002-06-01), Ishihara et al.
patent: 6446021 (2002-09-01), Schaeffer
patent: 6499120 (2002-12-01), Sommer
patent: 6532182 (2003-03-01), Ogawa et al.
patent: 6553329 (2003-04-01), Balachandran
patent: 6564346 (2003-05-01), Vollrath et al.
patent: 6611728 (2003-08-01), Morioka et al.
patent: 6625769 (2003-09-01), Huott et al.
patent: 6721935 (2004-04-01), Morinaga
patent: 6819788 (2004-11-01), Ohta
patent: 6823272 (2004-11-01), Sutton
patent: 6841403 (2005-01-01), Tanaka et al.
patent: 6842866 (2005-01-01), Song et al.
patent: 6845478 (2005-01-01), Luong
patent: 6871168 (2005-03-01), Tanaka et al.
patent: 2001/0000460 (2001-04-01), Ishihara et al.
patent: 2001/0006558 (2001-07-01), Ohta
patent: 2001/0018731 (2001-08-01), Fujii et al.
patent: 2001/0026486 (2001-10-01), Ogawa et al.
patent: 2001/0026949 (2001-10-01), Ogawa et al.
patent: 2003/0220759 (2003-11-01), Katayama
patent: 10-308099 (1998-11-01), None
patent: 11-134897 (1999-05-01), None
Advantest Corporation
Assouad Patrick J.
Dellett & Walters
LandOfFree
Fail analysis device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fail analysis device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail analysis device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3581725