Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2008-04-29
2008-04-29
Li, Aimee J (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
Reexamination Certificate
active
11340076
ABSTRACT:
One embodiment of the present invention provides a system that predicts a result produced by a section of code in order to support speculative program execution. The system begins by executing the section of code using a head thread in order to produce a result. Before the head thread produces the result, the system generates a predicted result to be used in place of the result. Next, the system allows a speculative thread to use the predicted result in speculatively executing subsequent code that follows the section of code. After the head thread finishes executing the section of code, the system determines if a difference between the predicted result and the result generated by the head thread has affected execution of the speculative thread. If so, the system executes the subsequent code again using the result generated by the head thread. If not, the system performs a join operation to merge state associated with the speculative thread with state associated with the head thread. In one embodiment of the present invention, executing the subsequent code again involves performing a rollback operation for the speculative thread to undo actions performed by the speculative thread.
REFERENCES:
patent: 4760520 (1988-07-01), Shintani et al.
patent: 5737750 (1998-04-01), Kumar et al.
patent: 5850543 (1998-12-01), Shiell et al.
patent: 5919256 (1999-07-01), Widigen et al.
patent: 5996060 (1999-11-01), Mendelson et al.
patent: 6345351 (2002-02-01), Holmberg
patent: 6665708 (2003-12-01), Tikekar et al.
Marcuello, Pedro; Gonzalez, Antonio; and Tubella, Jordi. “Speculative Multithreaded Processors”. ACM © 1998. pp. 77-84.
Marcuello, Pedro and Gonzalez, Antonio. “Data Speculative Multithreaded Architecture”. IEEE © 1998. pp. 321-324.
Marcuello, Pedro and Gonzalez, Antonio. “Clustered Speculative Multithreaded Processors”. ACM 1999. pp. 365-372.
Publication: “Value Prediction for Speculative Multithreaded Architectures,” by Marcuello et al., Universitat Politecnica de Catalunya, Proceedings of the 32ndAnnual ACM/IEEE International Symposium on Microarchiteture, Israel, Nov. 16-18, 1999, pp. 230-236.
Publication: “Available Parallelism with Data Value Prediction,” by Sathe and Franklin, Proceedings of International Conference on High Performance Computing, Dec. 17, 1998, XP001001139, pp. 194-201.
Publication: “Self-Checking Self-Repairing Computer Nodes Using the Mirror Processor”, by Tamir, vol. 27, No. 1, Jan. 1992, copyright 1992 IEEE, pp. 4-16.
Publication: “A Technique for Micro-Rollback Self-Recovery Synthesis”, by Raghavengra et al., IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 9, Sep. 1993, copyright 1995 IEEE, pp. 1171-1179.
Publication: Computer Organization & Design: The Hardware/Software Interface, 1998, Morgan Kaufmann Publishers, Inc., pp. 712-713 and 717-718.
Chaudhry Shailender
Tremblay Marc
Li Aimee J
Park Vaughan & Fleming LLP
Sun Microsystems Inc.
LandOfFree
Facilitating value prediction to support speculative program... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Facilitating value prediction to support speculative program..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Facilitating value prediction to support speculative program... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3955429