Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-07-12
2005-07-12
Broda, Samuel (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S001000, C703S002000, C716S030000, C716S030000
Reexamination Certificate
active
06917909
ABSTRACT:
Guidance provision to the creation of an electronic design is facilitated through a method that includes facilitating interactive exploration of the electronic design by a designer to aid the designer in formulating his/her guidance, and facilitating the designer in interactively providing the formulated guidance. In one embodiment, facilitation of interactive exploration by the designer include facilitating interactive cross-probing into a number of issues about the design, including generated candidate architectures for the design. In one embodiment, the issues available for cross probing include inter-dependencies of data and mobility of operations of the design, as well as occupation of hardware resources for the generated candidate architectures. In one embodiment, Gantt diagrams are employed to facilitate navigation by the designer in performing the interactive cross probing. Gantt diagrams graphically representing the generated candidate architectures are selectively presented to the designer. Data dependencies may be graphically depicted on the Gantt diagrams. Additionally, various aspects of the generated candidate architectures may be correlated back to the behavioral specification of the electronic design for the designer. In one embodiment, the designer may also modified the constraints on the electronic design interactively, applying the information the designer learned through the interactive exploration.
REFERENCES:
patent: 5404319 (1995-04-01), Smith et al.
patent: 5428740 (1995-06-01), Wood et al.
patent: 5623419 (1997-04-01), Kundert
patent: 5634115 (1997-05-01), Fitzpatrick et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5880971 (1999-03-01), Dangelo et al.
patent: 5912819 (1999-06-01), Kucukcakar et al.
Hsu et al, “Digital Design From Concept to Prototype in Hours”, 1994 IEEE Asia-Pacific Conference on Circuits and Systems, pp. 175-181, Dec. 1994.
Zivojnovic et al, “LISA—Machine Description Language and Generic Machine Model for HW/SW Co-Design”, IEEE 1996 Workshop on VLSI Signal Processing, pp. 127-136, Oct. 1996.
Middelhoek et al, “From VHDL to Efficient and First-Time-Right Designs: A Formal Approach”, ACM Transactions on Design Automation of Electronic Systems, vol. 1 No. 2, pp. 205-250, Apr. 1996.
Goering, “Cadence Mounts Synthesis Threat”, Electronic Engineering Times, pp. 1 and 130 (Jan. 27, 1997).
Anonymous, “Visual Architect: Product Announcement”, text copy downloaded from: http://wireless.eic.nctu.edu.tw/cadence/pdfs/va.pdf, pp. 1-6 (Jan. 1997).
Buonanno et al., “Application of a Testing Framework to VHDL Descriptions as Different Abstraction Levels,” 1997 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 1997, pp. 654-659.
Camposano, R., “From Behavior to Structure: High Level Synthesis,” IEEE Design & Test of Computers, Oct. 1990, pp. 8-19.
Fuhrman, Thomas E., “Industrial Extensions to University High Level Synthesis Tools: Making it work in the real world,” Proceedings of the 28th Conference on ACM/IEEE design Automation Conference, Jun. 1991, pp. 520-525.
Ly, T.A., “Applying Simulated Evolution to High Level Synthesis,” IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Mar. 1993, pp. 389-409.
Ly et al., “Scheduling Using Behavioral Templates,” Proceedings of the 32nd ACM/IEEE Design Automation Conference, Jun. 1995, pp. 101-106.
McFarland, Michael et al., “The High-Level Synthesis of Digital Systems,” Proceedings of the IEEE, vol 78, No. 2, Feb. 1990, pp. 301-318.
Park, N., et al., “Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Mar. 1988, pp. 356-370.
Patel, M.R.K., “A Design Representation for High Level Synthesis,” Proceedings of the European Design Automation Conference, Mar. 1990, pp. 374-379.
Perkowski, Marek et al., “Diades, A High Level Synthesis System,” IEEE International Symposium on Circuits and Systems, May 1989, pp. 1895-1898.
Shirai, K., “A Design System for Special Purpose Processors Based on Architectures for Distributed Processing,” Proceedings of the Design Automation Conference, Sep. 1995, pp. 380-385.
Thomas, D.E., “The System Architect's Workbench,” Proceedings of the 25th Design Automation Conference, Jun. 1988, pp. 337-343.
Walker, R.A. et al., “Behavioral Transformation for Algorithmic Level IC Design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Oct. 1989, pp. 1115-1128.
Walker, Robert et al., “Increasing User Interaction During High Level Synthesis,” Proceedings of the 24th Annual International Symposium on Microarchitecture, Nov. 1991, pp. 133-142.
Camposano, Raul, et al., “Synthesizing Circuits From Behavioral Descriptions,” IEEE Transactions on Computer-Aided Design, vol. 8, No. 2, Feb. 1989, pp. 171-180.
Burnette David G.
Guyler Ian Andrew
Markov Lev A.
Prakash Shiv
Broda Samuel
Schwabe Williamson & Wyatt P.C.
LandOfFree
Facilitating guidance provision for an architectural... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Facilitating guidance provision for an architectural..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Facilitating guidance provision for an architectural... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3371605