Fishing – trapping – and vermin destroying
Patent
1995-03-29
1996-11-26
Quach, T. N.
Fishing, trapping, and vermin destroying
437228, 437238, 437978, H01L 21283, H01L 2131
Patent
active
055785247
ABSTRACT:
An intermediate insulation layer provided between a wiring of gate electrodes on a semiconductor substrate and a wiring formed in an upper layer includes a first interlayer insulation layer, a silicon rich oxide layer stacked on the first interlayer insulation layer and containing excessive silicon atom, and a second interlayer insulation layer stacked over the silicon rich oxide layer. Processes are provided for selectively performing dry etching for the insulation layers in order to simultaneously and easily form a self-aligned type contact hole on the diffusion layer position at the gap between oppositely arranged gate electrodes and a contact hole on the wiring of the predetermined gate electrode. In this manner, on the diffusion layer and the wiring of the gate electrode, the self-align contact hole and the contact hole are formed in the same process. This permits elimination of the need for margins in formation of the contact hole in the semiconductor device adapted for ultra-high packing density.
REFERENCES:
patent: 5037777 (1991-08-01), Mele et al.
patent: 5206187 (1993-04-01), Doan et al.
patent: 5252515 (1993-10-01), Tsai et al.
patent: 5378318 (1995-01-01), Weling et al.
patent: 5382545 (1995-01-01), Hong
Fukase Tadashi
Hamada Takehiko
NEC Corporation
Quach T. N.
LandOfFree
Fabrication process of a semiconductor device with a wiring stru does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication process of a semiconductor device with a wiring stru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication process of a semiconductor device with a wiring stru will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1972702