Fabrication of semiconductor interconnect structures

Abrading – Abrading process – With critical nonabrading work treating

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C451S059000, C451S067000

Reexamination Certificate

active

10264726

ABSTRACT:
A system and a method of forming copper interconnect structures in a surface of a wafer is provided. The method includes a step of performing a planar electroplating process in an electrochemical mechanical deposition station for filling copper material into a plurality of cavities formed in the surface of the wafer. The electroplating continues until a planar layer of copper with a predetermined thickness is formed on the surface of the wafer. In a following chemical mechanical polishing step the planar layer is removed until the copper remains in the cavities, insulated from one another by exposed regions of the dielectric layer.

REFERENCES:
patent: 5620578 (1997-04-01), Hurwitt
patent: 5679059 (1997-10-01), Nishi et al.
patent: 5821168 (1998-10-01), Jain
patent: 5826129 (1998-10-01), Hasebe et al.
patent: 5827110 (1998-10-01), Yajima et al.
patent: 5830045 (1998-11-01), Togawa et al.
patent: 5885138 (1999-03-01), Okumura et al.
patent: 5954072 (1999-09-01), Matusita
patent: 5972110 (1999-10-01), Akimoto
patent: 6059637 (2000-05-01), Pasch et al.
patent: 6110011 (2000-08-01), Somekh et al.
patent: 6122566 (2000-09-01), Nguyen et al.
patent: 6132289 (2000-10-01), Labunsky et al.
patent: 6136163 (2000-10-01), Cheung et al.
patent: 6176992 (2001-01-01), Talieh
patent: 6224638 (2001-05-01), Jevtic et al.
patent: 6251759 (2001-06-01), Guo et al.
patent: 6346479 (2002-02-01), Woo et al.
patent: 6355153 (2002-03-01), Uzoh et al.
patent: 6368880 (2002-04-01), Singhvi et al.
patent: 6409576 (2002-06-01), Oguri et al.
patent: 6409904 (2002-06-01), Uzoh et al.
patent: 6413869 (2002-07-01), Achuthan et al.
patent: 6451697 (2002-09-01), Sun et al.
patent: 6461225 (2002-10-01), Misra et al.
patent: 6468022 (2002-10-01), Whitcomb
patent: 6494985 (2002-12-01), Sotozaki et al.
patent: 6578853 (2003-06-01), Treur et al.
patent: 6613200 (2003-09-01), Li et al.
patent: 6656842 (2003-12-01), Li et al.
patent: 6736929 (2004-05-01), Komandur et al.
patent: 6857838 (2005-02-01), Kuroda
patent: 2002/0031985 (2002-03-01), Wang et al.
patent: 2002/0153256 (2002-10-01), Uzoh et al.
patent: 2004/0007478 (2004-01-01), Basol et al.
patent: 2004/0052930 (2004-03-01), Basol et al.
patent: 0978867 (2000-02-01), None
patent: 1037263 (2000-09-01), None
patent: WO 200229861 (2002-04-01), None
U.S. Appl. No. 09/671,800; filed Sep. 28, 2000; Basol et al. (ASMNUT.043A).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fabrication of semiconductor interconnect structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fabrication of semiconductor interconnect structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of semiconductor interconnect structures will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3880101

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.