Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1995-04-25
1998-08-04
Goodrow, John
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
216 6, H01L 21302
Patent
active
057893233
ABSTRACT:
A method of fabricating a metal-ferroelectric-metal ("MFM") capacitor includes the steps of depositing a silicon dioxide layer on a silicon or other substrate, a lower platinum or other noble metal electrode, a PZT or other ferroelectric material dielectric layer, and an upper platinum or other noble metal electrode. The upper electrode and ferroelectric dielectric layer are patterned and etched according to a first pattern corresponding to the final dimensions of the ferroelectric dielectric layer. The upper electrode and lower electrode are subsequently patterned and etched according to a second pattern corresponding to the final dimensions of one or more upper electrodes and the final extent of the lower electrode. The second etching step leaves a benign vestigial upper electrode feature. An oxide layer is finally deposited over the entire surface of the MFM capacitor structure, which is etched and metalized over desired upper and lower electrode contacts.
REFERENCES:
patent: 5439840 (1995-08-01), Jones et al.
patent: 5618749 (1997-04-01), Takahashi et al.
Burton, Esq. Carol W.
Goodrow John
Meza, Esq. Peter J.
Ramtron International Corporation
LandOfFree
Fabrication of metal-ferroelectric-metal capacitors with a two s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of metal-ferroelectric-metal capacitors with a two s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of metal-ferroelectric-metal capacitors with a two s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1176803