Fishing – trapping – and vermin destroying
Patent
1988-05-23
1989-06-27
Walton, Donald L.
Fishing, trapping, and vermin destroying
437196, 437194, 357 65, 357 71, H01L 2144, H01L 2188
Patent
active
048430340
ABSTRACT:
A method of producing interlayer conductive paths having substantially planar top surfaces in a multilayer integrated circuit structure, comprising the steps of forming elements of either a conductive or semiconductive material as a lower layer, depositing an insulative layer on top of the lower layer elements, implanting ions into one or more selected regions of the insulative layer, forming at least one upper conductor over the selected regions and sintering the integrated circuit structure sufficient to render the selected regions conductive. The invention also embraces an integrated circuit structures with interlayer conductive paths made in accordance with this method.
REFERENCES:
patent: 3806361 (1974-04-01), Lehner
patent: 4222165 (1980-09-01), Hartman et al.
patent: 4425700 (1984-01-01), Sasaki et al.
patent: 4585490 (1986-04-01), Raffel et al.
patent: 4663826 (1987-05-01), Baeuerle
patent: 4722913 (1988-12-01), Miller
T. O. Herndon, "Present and Future Requirements for IC Multilevel Interconnect," 166th Meeting of Electrochemical Society, Oct. 7-12, 1984.
Chapman Glenn H.
Herndon Terry O.
Engellenner Thomas J.
Massachusetts Institute of Technology
Walton Donald L.
LandOfFree
Fabrication of interlayer conductive paths in integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of interlayer conductive paths in integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of interlayer conductive paths in integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-813564