Fabrication of a via plug having high aspect ratio with a diffus

Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438725, 438785, H01L 21302

Patent

active

060838426

ABSTRACT:
A method for efficiently fabricating a via plug having high aspect ratio within an insulating layer with a diffusion barrier layer effectively surrounding the via plug. The method includes the steps of depositing a via photoresist layer over a first metal line of a first conductive material and etching a via hole in the via photoresist layer. The first conductive material of the first metal line is exposed at a bottom wall of the via hole. A via plug of a second conductive material is deposited into the via hole, and the via plug makes a conductive path with the first metal line. The via photoresist layer is then removed such that any side wall of the via plug is exposed. A first diffusion barrier layer is then deposited onto any exposed surface of the second conductive material of the via plug. A via insulating layer is then spin-coated to surround the via plug and a trench insulating layer is also deposited over the via insulating layer. A trench is then etched over the via plug having the first diffusion barrier layer, and the via plug with the first diffusion barrier layer is exposed as part of a bottom wall of the trench. A second diffusion barrier layer is then deposited onto the walls of the trench, and a third conductive material is deposited into the trench to form a second metal line. The second metal line makes a conductive path with the second conductive material of the via plug. Thus, the present invention avoids the prior art method of depositing a diffusion barrier layer into the via hole within a via insulating layer before filling the via hole with the via plug. With the present invention, a via plug with high aspect ratio may be efficiently formed with the diffusion barrier layer effectively surrounding the via plug.

REFERENCES:
patent: 5695810 (1997-12-01), Dubin et al.
patent: 5770517 (1998-06-01), Gardner et al.
patent: 6001415 (1999-12-01), Nogami et al.
patent: 6025273 (2000-02-01), Chen et al.
S. Lopatin, Y. Kim, and Y. Shacham-Diamand, Electrochemical and Material Study of Electroless Ternary Barriers for Copper Interconnects, Mat. Res. Soc. Symp. Proc., vol. 514, 1998 Materials Research Society, pp. 433-438.
S. Lopatin, Y. Shacham-Diamand, V. Dubin, P.K. Vasudev, J. Pellerin, and B. Zhao, Electroless CoWP Barrier/Protection Layer Deposition for Cu Metallization, Mat. Res. Soc. Symp. Proc., vol. 451, 1997 Materials Research Society, pp. 463-468.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fabrication of a via plug having high aspect ratio with a diffus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fabrication of a via plug having high aspect ratio with a diffus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of a via plug having high aspect ratio with a diffus will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1486082

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.