Fabrication of a shallow trench isolation by plasma oxidation

Details Fabrication of a shallow trench isolation by plasma oxidation Fabrication of a shallow trench isolation by plasma oxidation

2000-11-08

2002-04-09

Bowers, Charles (Department: 2813)

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Grooved and refilled with deposited dielectric material

C438S425000, C438S435000, C257S510000

Reexamination Certificate

active

06368941

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a STI method for semiconductor processes, and more particularly, to a method of STI fabrication on a semiconductor wafer with superior gap filling ability, increased integration density and reduced junction leakage effects.
2. Description of the Prior Art
In semiconductor front-end processes, a shallow trench isolation (STI) technique is commonly used to provide sufficient isolation between electrical devices on a wafer. A typical STI process involves the formation of shallow trenches surrounding an active island, referred to as an “active area”, on the wafer. Then, an oxide layer or a liner is formed on the interior surface of the trenches by a thermal oxidation process followed by the filling in of the trenches with an insulating material to obtain electrical isolation effects. Due to an increased integration of the electrical devices fabricated on the wafer, the widths of the shallow trenches decrease leading to an increase in aspect ratio. The increase in the aspect ratio of trenches results in reduced gap filling ability and poor product reliability. Furthermore, the use of conventional thermal oxidation in the formation of a liner also hinders gap filling and increases junction leakage.
Please refer to FIG.
1
and FIG.
2
. FIG.
1
and
FIG. 2
are schematic cross-sectional diagrams of the fabrication of an isolating trench
14
on a semiconductor wafer
10
according to the prior art method. The figures are examples and not drawn to scale. As shown in
FIG. 1
, a patterned mask layer
25
with an opening
13
is first formed on a silicon substrate
12
. The opening
13
, formed by conventional lithography and etching processes, exposes a portion of the silicon substrate
12
and defines the location and pattern of a trench
14
. Generally, the patterned mask layer
25
comprises a pad oxide layer
22
, and a silicon nitride layer
24
laminated on the pad oxide layer
22
. A conventional plasma dry etching process, such as a reactive ion etching (RIE), is then used to carve the silicon substrate not covered by the mask layer
25
to form a trench
14
. The trench
14
has a depth H, a top width W
1
, and a bottom width W
2
. It is known that during the carving or etching of the silicon substrate
12
, the silicon surface orientation gradually changes from a <111> sidewall surface
16
to a <100> bottom surface
18
.
As shown in
FIG. 2
, due to damage of both the sidewall surface
16
and the bottom surface
18
during the RIE process, defects in the STI structure are produced. Thus, a thermal oxidation process, also known as a furnace oxidation process, is performed to oxidize the sidewall surface
16
and the bottom surface
18
at a temperature environment of 800° C. to 1000° C. to form a liner oxide layer
28
on the interior surface of the trench
14
. Another objective of the thermal oxidation process is to round the corners of the sharp corner portions
19
, located at the interface of the trench
14
and the horizontal surface of the silicon substrate
12
, to release stress.
However, in a conventional thermal oxidation process, the growth rate, dielectric strength, interface trap density (Dit) and etc. of silicon oxide are strongly dependent on the surface orientation of silicon. Generally, the integrity of silicon oxide grown by thermal oxidation on the <100> bottom surface
18
is poorer than on the <111> sidewall surface
16
. The difference in integrity leads to a significant decrease of the bottom width of the trench
14
from W
2
to W
3
, as well as a significant change in aspect ratio, leading to a reduction in gap filling ability. For instance, in a conventional dry furnace oxidation, the silicon oxide thickness on the <111> sidewall surface
16
is approximately 400 to 500 angstroms (Å), while the silicon oxide thickness on the <100> bottom surface
18
is normally less than 300 Å. Also, in the conventional thermal oxidation process, the amount of corner-rounding of the corner portions
19
is not sufficient and results in high interface trap density in the conventional thermal liner oxide layer
28
.
SUMMARY OF THE INVENTION
It is therefore a primary objective of the present invention to provide a method of fabricating an STI on a wafer with both superior gap filling and stress-releasing ability.
Another objective of the present invention is to provide a method of fabricating an STI on a wafer with superior gap filling ability, increased integration density and reduced junction leakage, by an oxidation process independent of Si surface orientation.
The present invention describes a method of fabricating an STI on a wafer using a plasma liner forming process that eliminates junction leakage commonly occurring in the prior art. The method begins by the formation of a patterned hard mask on a silicon substrate, preferably a P-doped single crystal silicon substrate. The patterned hard mask is a laminated layer comprising a pad oxide and a layer of silicon nitride and exposes a portion of the surface of the silicon substrate. The exposed portion of the silicon substrate is then dry etched to form a trench in the silicon substrate with both a <100> surface and a <111> surface. Next, a portion of the pad oxide is wet etched near the top corners of the trench to expose a portion of the top surface of the silicon substrate located beneath the silicon nitride layer surrounding the periphery of the trench. At a temperature of 400° C., a microwave-excited high-density Kr/O
2
plasma is induced to oxidize both the interior surface of the trench and the exposed top surface of the silicon substrate located beneath the silicon nitride layer surrounding the periphery of the trench beneath the layer of silicon nitride to form a silicon dioxide liner of uniform thickness on both the STI <100> surface and the <111> surface. The resulting conformal silicon dioxide liner displays superior corner-rounding effects and excellent integrity on both the <100> surface and <111> surface. Finally, an insulating material, such as HDP oxide, is deposited on the silicon substrate to fill in the trench followed by chemical-mechanical polishing.
In one preferred embodiment of the present invention, the thickness of the conformal silicon dioxide liner is less than 300 angstroms (Å). The microwave-excited high-density Kr/O
2
plasma is induced at a specific and enhanced electrical field strength. In an enhanced electrical field and microwave-excited high-density Kr/O
2
plasma environment, the interior surfaces of the trench, i.e. the <111> surface and <100> surface, and the corner portions of the silicon substrate (STI edges) are synchronously oxidized to form a first oxide liner having a first predetermined thickness and a second oxide liner having a second predetermined thickness, greater than the first predetermined thickness, respectively.


REFERENCES:
patent: 5258332 (1993-11-01), Horika et al.
patent: 5578518 (1996-11-01), Koike et al.
patent: 5712185 (1998-01-01), Tsai et al.
patent: 5837612 (1998-11-01), Ajuria et al.
patent: 5863827 (1999-01-01), Joyner
patent: 5880004 (1999-03-01), Ho
patent: 6090684 (2000-07-01), Ishitsuka et al.
patent: 6106678 (2000-08-01), Shufflebotham et al.
patent: 000423722 (1991-04-01), None
patent: 3-129854 (1991-06-01), None
patent: 7-176604 (1995-07-01), None
patent: 2001004681 (2001-01-01), None
Sorab K. Ghandi VLSI Fabrication Principles John Wiley and Sons 1994 p. 649.

Affiliated with

Also associated with

Rating

Fabrication of a shallow trench isolation by plasma oxidation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fabrication of a shallow trench isolation by plasma oxidation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of a shallow trench isolation by plasma oxidation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2834817