Semiconductor device manufacturing: process – Making device array and selectively interconnecting – Using structure alterable to conductive state
Reexamination Certificate
2004-04-29
2008-08-12
Malsawma, Lex (Department: 2892)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
Using structure alterable to conductive state
C257S530000, C257SE21350, C365S105000
Reexamination Certificate
active
07410838
ABSTRACT:
A memory cell and a method of fabricating the same. A first conductive layer on a substrate is provided and a first type doped semiconductor layer is then formed on the first conductive layer. The first type doped semiconductor layer and the first conductive layer are patterned into a first line. A dielectric layer is formed on the substrate with an opening exposing the first line. A column comprising a second diode component, a buffer layer, and an anti-fuse layer is formed in the opening. A second line is formed connecting the column on the dielectric layer running generally perpendicularly to the first line.
REFERENCES:
patent: 5567644 (1996-10-01), Rolfson et al.
patent: 5854102 (1998-12-01), Gonzalez et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6229157 (2001-05-01), Sandhu
patent: 6369431 (2002-04-01), Gonzalez et al.
patent: 6490218 (2002-12-01), Vyvoda et al.
patent: 6525953 (2003-02-01), Johnson
patent: 6559516 (2003-05-01), Van Brocklin et al.
patent: 6677220 (2004-01-01), Van Brocklin et al.
patent: 6946719 (2005-09-01), Petti et al.
patent: 6952043 (2005-10-01), Vyvoda et al.
patent: 7247876 (2007-07-01), Lowrey
patent: 2003/0030148 (2003-02-01), Herner et al.
patent: 2003/0053332 (2003-03-01), Kleveland et al.
patent: 2003/0064572 (2003-04-01), Johnson
patent: 2005/0026334 (2005-02-01), Knall
patent: 2005/0063220 (2005-03-01), Johnson
Birch & Stewart Kolasch & Birch, LLP
Kraig William F
Malsawma Lex
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
Fabrication methods for memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication methods for memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication methods for memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4012028