Fishing – trapping – and vermin destroying
Patent
1994-12-22
1998-02-10
Fourson, George R.
Fishing, trapping, and vermin destroying
437 90, H01L 2176
Patent
active
057168687
ABSTRACT:
A method for forming a semiconductor device that can reduces the in size or height of a step generated near the mouth of a trench as compared with steps formed according to conventional methods. A semiconductor substrate is selectively removed to produce a trench therein. Next, the trench is filled with polysilicon. A top end of the polysilicon is lower than a surface of the substrate and a hollow space is produced at the top end of the trench. Then, a silicon filler is selectively formed on the top end of the polysilicon in the trench by crystal growth. A top end of the filler is substantially on the same level with the surface of the substrate. The top end of the filler is preferably higher than the surface of the substrate by -0.1 .mu.m to +0.2 .mu.m.
REFERENCES:
patent: 4847214 (1989-07-01), Robb et al.
patent: 4870029 (1989-09-01), Easter et al.
patent: 5008208 (1991-04-01), Liu et al.
patent: 5130268 (1992-07-01), Liou et al.
patent: 5212110 (1993-05-01), Pfiester et al.
patent: 5387538 (1995-02-01), Moslehi
Fourson George R.
NEC Corporation
LandOfFree
Fabrication method of semiconductor device with trench isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method of semiconductor device with trench isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method of semiconductor device with trench isolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2076751