Fishing – trapping – and vermin destroying
Patent
1991-05-31
1992-11-24
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 41, 437 59, 437915, 148DIG53, 148DIG122, H01L 21302
Patent
active
051660911
ABSTRACT:
In some circuitry, field effect transistors are produced by employing polycrystalline conductive regions including the channel and connections to the source and drain. Conventional methods for producing such transistors involve depositing a thin polycrystalline channel region, patterning this region overlying the patterned region with an insulator, producing openings in the insulator for contacts to source and drain, and depositing a thick polycrystalline contact region. Processing complexity is, however, substantially reduced by first forming interconnect areas, source region and drain regions; then opening a region for the channel; and finally depositing a layer to form the channel. Thus, at least three processing steps are eliminated and vertical dimensions are reduced.
REFERENCES:
patent: 4603468 (1986-08-01), Lam
patent: 4628589 (1986-12-01), Sundaresan
patent: 4630089 (1986-12-01), Sasaki et al.
patent: 4651408 (1987-03-01), MacElwee et al.
patent: 4656731 (1987-04-01), Lam et al.
patent: 4980308 (1990-12-01), Hayashi et al.
patent: 5021850 (1991-06-01), Tanaka et al.
Hseih et al., IEEE Trans. Electron Devices, 35, pp. 1842, 1988.
Chen et al., IEDM Technical Digest, p. 829 (1990).
Yamanake et al., IEDM Technical Digest, p. 48 (1988).
Lifshitz Nadia
Schutz Ronald J.
AT&T Bell Laboratories
Hearn Brian E.
Schneider B. S.
Trinh Michael
LandOfFree
Fabrication method in vertical integration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method in vertical integration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method in vertical integration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-921482