Fishing – trapping – and vermin destroying
Patent
1991-07-12
1994-03-22
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 28, 437162, 437191, 148DIG11, 148DIG124, H01L 21265
Patent
active
052963888
ABSTRACT:
A fabrication method for semiconductor devices connecting a multi-crystal semiconductor thin film and a semiconductor region including a high density of an impurity formed in a single crystal semiconductor substrate. After forming a N-type semiconductor region as the emitter by ion implanting, for instance, as into a P-type semiconductor region as the base, a polysilicon thin film 114 is deposited so as to be implanted with As ions and then heat treated. In this case, an amorphous portion of the N-type semiconductor region and an amorphous silicon thin film in contact therewith are transformed by solid phase epitaxial growth so as to form a single crystal semiconductor region, a single-crystalline silicon thin film, and a polysilicon thin film, thus forming a bipolar element having an emitter.
REFERENCES:
patent: 4063967 (1977-12-01), Graul et al.
patent: 4500388 (1985-02-01), Ohmura et al.
patent: 4629520 (1986-12-01), Ueno et al.
patent: 4663825 (1987-05-01), Maeda
patent: 4800177 (1989-01-01), Nakamae
patent: 4977098 (1990-12-01), Yu et al.
patent: 5116770 (1992-05-01), Kameyama et al.
Silicon Processing for the VLSI ERA, vol. 1; Wolf et al.; pp. 57-58, 295-308; 1986.
K. Kikuchi et al., "A High-Speed Bipolar LSI Process Using Self-Aligned Double Diffusion Polysilicon Technology", International Electron Devices Meeting, Technical Digest of Papers, pp. 420-423 (1986).
Ozono et al., "Redistribution of Heavily Doped Arsenic in Poly-SI Film on Single Silicon Substrate During its Solid Phase Epitaxial Growth", Semiconductor Silicon Proceedings, vol. 90-7, pp. 515-522 (1990).
Hori Atsushi
Kameyama Shuichi
Segawa Mizuki
Shimomura Hiroshi
Hearn Brian E.
Matsushita Electric - Industrial Co., Ltd.
Trinh Michael
LandOfFree
Fabrication method for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method for semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-436362