Fishing – trapping – and vermin destroying
Patent
1993-01-29
1994-11-15
Breneman, R. Bruce
Fishing, trapping, and vermin destroying
437 29, 437 40, 437126, 437 65, 437228, 437981, 437984, 156644, 257276, H01L 2120
Patent
active
053648161
ABSTRACT:
A heterojunction device, and a method for producing the device. A gate air bridge is formed at the mesa sidewall between the active region and the gate bonding pad to lower the gate leakage current. The device has a double recessed gate to reduce local fields in the vicinity of the gate. The fabrication method uses dielectric intermediate and final passivation layers to optimize the double-recess profile and control the extension of the high-field region between the gate and the drain. This combination increases the breakdown potential of the device, but minimizes the effective gate length of the device, preserving high frequency performance.
REFERENCES:
patent: 4289846 (1981-09-01), Parks et al.
patent: 4578127 (1986-03-01), Gossard et al.
patent: 4624740 (1986-11-01), Abrams et al.
patent: 4769683 (1988-09-01), Goronkin et al.
patent: 4860068 (1989-08-01), Gossard et al.
patent: 4981808 (1991-01-01), Hayes
patent: 5060031 (1991-10-01), Abrokwah
patent: 5079620 (1992-01-01), Shur
patent: 5081511 (1992-01-01), Tehrani et al.
patent: 5084743 (1992-01-01), Mishra et al.
patent: 5084744 (1992-01-01), Hori et al.
patent: 5087950 (1992-02-01), Katano
patent: 5091759 (1992-02-01), Shih et al.
P. Ho et al., Extremely High Gain 0.15 .mu.m Gate-Length InAlAs/InGa-As/InP EMTs, Electronics Letters 27, 325 (vol. 27, No. 4, Feb. 14, 1992).
K. H. G. Duh et al., W-Band InGaAs HEMT Low Noise Amplifiers, 1990 IEEE MTT-S Digest, at pp. 595-598.
Y.--C. Pao et al., Characterization of Surface-Undoped In.sub.0.52 Al.sub.0.48 As/In.sub.0.53 Ga.sub.0.47 As/InP High Electron Mobility Transistors, IEEE Transactions On Electron Devices, 27, 2165 (No. 10, Oct. 1990).
J. Dickmann et al., Influence of a Surface Layer on DC- and RF- Performance of AlInAs/GaInAs HFETS, IEEE Conf. On InP and Related Materials, 1991, p. 292.
L. F. Lester et al., 0.15 .mu.m Gate-Length Double Recess Pseudomorphic HEMT with F.sub.max of 350 GHx, IEEE Technical Digest, 1988, p. 172.
H. M. Macksey, Optimization of the n.sup.30 Ledge Channel Structure for GaAs Power FET's, IEEE Transactions On Electron Devices, vol. ED-33, No. 11, Nov. 1986.
A. Fathimulla et al., High-Performance InAlAs/InGaAs HEMT's and MESFET's, IEEE Electron Device Letters, 9, 328 (No. 7, Jul. 1988).
S. Tadyon et al., Application of Micro-Airbridge Isolation in High Speed HBT Fabrication, Electronics Letters, 29, 26 (Jan. 7, 1983).
P. M. Smith et al., Microwave InAlAs/InGaAs/InP HEMTs: Status and Applications, IEEE 2nd International Conference On InP and Related Materials Digest, 1990, p. 39.
A. Colquhoun et al., MMICS for Automotive and Traffic Applications, 1992 IEEE GaAs Symposium, pp. 3-6.
S. Tadayon, High Speed Heterojunction Bipolar Transistors. (Abstract of talk scheduled Sep. 21, 1992).
J. Dickmann et al., Novel Fabrication Process for Si.sub.3 N.sub.4 Passivated InAlAs/InGaAs.InP HFETS, Electronics Letters, 28, 1849 (No. 19, Sep., 1992).
Y.-C. Pao et al., Low Conductance Drain (LCD) Design of InAlAs/InGaAs/InP HEMPTS, IEEE Electron Device Letters, 13, 535 (No. 10, Oct., 1992).
K. B. Chough et al., Comparison of Device Performance of Highly Strained Ga.sub.1-x In.sub.x As/Al.sub.0.48 In.sub.0.52 As (0.53.ltoreq.x.ltoreq.0.90) MODFETS, Electronics Letters, 28, 329 (No. 3, Jan. 30, 1992).
S. R. Bahl et al., Mesa-Sidewall Gate Leakage in AlAs/InGaAs Heterostructure Field-Effect Transistors, IEEE Transactions On Electron Devices, 39, 2037 (No. 9, Sep. 1992).
E. F. Schubert et al., The Delta-Doped Field-Effect Transistor (.delta.FET), IEEE Transactions On Electron Devices, vol. ED-33, p. 625 (No. 5, May 1986).
J. K. Abrokwah et al., High-Performance Self-Aligned p.sup.+
GaAs Epitaxial JFET's Incorporating AlGaAs Etch-Stop Layer, IEEE Transactions on Electron Devices, 37, 1529 (No. 6, Jun. 1990).
K. Lee et al., II-Heterostructure Field Effect Transistors for VLSI Applications, IEEE Transactions on Electron Devices, 37, 1810 (No. 8, Aug., 1990).
P. P. Ruden et al., Quantum-Well, p-Channel AlGaAs/InGaAs/GaAs Heterostructure Insulated-Gate Field-Effect Transistors, IEEE Transactions On Electron Devices, 36, 2371 (No. 11, Nov. 1989).
A. W. Swanson, The Pseudomorphic HEMT, Millimeter & RF, Mar., 1987, p. 139.
S. A. Bahl, Elimination of Mesa-Sidewall Gate Leakage in InAlAs/InGaAs Heterostructures by Selective Sidewall Recessing, IEEE Electron Device Letters, 13, 195 (No. 4, Apr. 1992).
T. J. Drummond, et al., Dependence of Electron Mobility on Spatial Separation of Electrons and Donors in Al.sub.x Ga.sub.1-x As/GaAs Heterostructures, J. Appl. Phys., 52, 1380 (No. 3, Mar. 1981).
C. B. Cooper et al., Use of Thin AlGaAs and InGaAs stop-Etch Layers for Reactive Ion Etch Processing of III-V Compound Semiconductor Devices, Appl. Phys. Lett., 51, 2225 (No. 26, Dec. 28, 1987).
E. F. Schubert et al., Selectively .delta.-Doped Al.sub.x Ga.sub.1-x As/GaAs Heterostructures with High Two-Dimensional Electron-Gas Concentrations n.gtoreq.1.5.times.10.sup.12 cm.sup.-2 for Field-Effect Transistors, Appl. Phys. Lett., 51, 1170 (No. 15, Oct., 1987).
P. Dawson et al., Effects of Prelayers on Minority-Carrier Life-time in GaAs/AlGaAs Double Heterostructures Grown by Molecular Beam Epitaxy, App. Phys. Lett., 45, 1227 No. 11, Dec., '84).
R. Dingle et al., Electron Mobilities in Modulation-Doped Semiconductor Heterojunction Superlattices, Appl. Phys. Lett., 33, 665 (No. 7, Oct., 1978).
H. L. Stormer et al., Dependence of Electron Mobility in Modulation-Doped GaAs-(AlGa)As Heterojunction Interfaces on Electron Density and Al concentration, Appl. Phys. Lett. 39, 912 (No. 11, Dec. 1981).
K. B. Chough et al., High-Performance Highly Strained Ga.sub.0.23 In.sub.0.77 As/Al.sub.0.48 In.sub.0.52 As MODFET'S Obtained by Selective and Shallow Etch Gate Recess Techniques, IEEE Electron Device Letters, 13, 451 (No. 9, Sep., 1992).
Macksey in "Optimisation of the n.sup.30 ledge channel structure for GaAs power FETs" IEEE Trans. ED 33(11), Nov. 1986, pp. 1818 1824.
Boos et al. in "InAlAs/InGaAs/InP HEMTs with high breakdown voltages using double recess gate process" Electronics Letters vol. 27(21), Oct. 10, 1991, pp. 1909 1910.
Boos J. Brad
Kruppa Walter
Breneman R. Bruce
McDonnell Thomas E.
Miles Edward F.
Paladugu Ramamohan Rao
The United States of America as represented by the Secretary of
LandOfFree
Fabrication method for III-V heterostructure field-effect transi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method for III-V heterostructure field-effect transi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method for III-V heterostructure field-effect transi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1097538