Coating processes – Electrical product produced – Condenser or capacitor
Patent
1980-01-17
1981-03-31
Smith, John D.
Coating processes
Electrical product produced
Condenser or capacitor
29571, 156643, 156653, 427 89, 427 94, 430314, H01L 21283
Patent
active
042593662
ABSTRACT:
A merged AND/OR array PLA is disclosed wherein the merger is accomplished by forming the gates of the FET devices in the AND array by means of an upper conductor layer and the gates of the FET devices in the OR array, which are connected to the drain of the devices in the AND array, by means of lower level conductor layer, so that the devices are contiguous. The PLA structure uses a polysilicon layer for interconnection between AND array FET drains and OR array FET gates, with the AND array FETs and OR array FETs being intermixed in a single array. The OR array outputs are oriented vertically, alternating between the AND product terms and ground diffusions. All PLA outputs are oriented vertically within the same array. Orienting the polycrystalline silicon line parallel to the input line and orienting the axes of the centroids for the AND FETs and the OR FETs parallel to the input line allows a retention of the high density for the array by permitting the placement of output latches on the top and bottom edges of the array and the placement of the input driver/decoder circuits on the lateral edges of the array so that the close pitch of the array can be maintained. Several alternate device structures and their methods of fabrication are disclosed for implementing the merged array PLA. A testing technique and special testing circuitry is disclosed which makes use of the existing bit partitioning input buffer as the source of test patterns and the existing output latches as the storage for the test response bits for individually testing both the AND components and the OR components in the merged array PLA.
REFERENCES:
patent: 3897282 (1975-07-01), White
patent: 4075045 (1978-02-01), Rideout
Balasubramanian P. S.
Bertin Claude L.
Greenspan Stephen B.
Hoel John E.
IBM Corporation
Smith John D.
LandOfFree
Fabrication method for forming FET gate electrode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method for forming FET gate electrode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method for forming FET gate electrode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2243214