Fishing – trapping – and vermin destroying
Patent
1992-04-01
1992-09-15
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 35, 437 40, 437912, 148DIG106, 148DIG102, H01L 21265
Patent
active
051478129
ABSTRACT:
A method for fabricating a sub-micron geometry semiconductor device using a chromeless mask. An optical exposure system (22) directs light through a chromeless mask (21). The chromeless mask (21) uses destructive interference of light to pattern a light sensitive material (32) on a semiconductor wafer (28). Phase differences in light passing thru chromeless mask (21) creates dark regions which form a non-exposed area of light sensitive material (37). The exposed light sensitive material is removed. The non-exposed area of light sensitive material (37) which remains, protects the gate material underneath it, as all other gate material is removed from the wafer. The non-exposed area of light sensitive material (37) is removed leaving a sub-micron gate (39). A drain and source is then formed to complete the device.
REFERENCES:
patent: 4455738 (1984-06-01), Houston et al.
patent: 4472872 (1984-09-01), Toyoda et al.
patent: 4689869 (1987-09-01), Jambotkar
patent: 5024971 (1991-06-01), Baker et al.
patent: 5040035 (1991-08-01), Gabara et al.
M. D. Levenson et al., "Improving Resolution in Photolithography with a Phase-Shifting Mask", IEEE Trans. on Electron Devices, vol. ED-29, No. 12, Dec. 1982, pp. 1828-1836.
M. D. Levenson et al., "The Phase-Shifting Mask II: Imaging Simulations and Submicrometer Resist Exposures", IEEE Trans. on Electron Devices, vol. ED-31, No. 6, Jun. 1984, pp. 753-762.
A. K. Pfau et al., "Exploration of Fabrication Techniques for Phase-Shifting Masks", Mar., 1991.
M. Inoue et al., "Trends in Phase Shift Lithography", Semiconductor World, Dec. 1990.
P. Down, "Phase-Shift Masks (The Technology that is Changing the Lithography Lanscape)", Electronic News, Monday, May 20, 1991.
P. Burgglaaf, "Four More Significant Japanese Advances in Phase-Shifting Technology", Semiconductor Intenational, Dec. 1991, p. 16.
Gilbert James G.
Lee Fourmun
Zirkle Thomas
Barbee Joe E.
Hearn Brian E.
Motorola Inc.
Picardat Kevin M.
LandOfFree
Fabrication method for a sub-micron geometry semiconductor devic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method for a sub-micron geometry semiconductor devic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method for a sub-micron geometry semiconductor devic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-736344