Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2006-08-01
2006-08-01
Guerrero, Maria F. (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S132000
Reexamination Certificate
active
07084007
ABSTRACT:
The present invention provides for a common substrate with multiple sections, each constituting a separate layer of a memory device. Fold lines are arranged on the substrate to define separate sections and to provide a means for folding the sections on each other to form a multiple-layer memory device. In one application, a substrate has a fold line formed by alterations to the substrate material to form a fold line on the substrate. A first conductor section is formed with an array of parallel conductors or wires spaced across the section. A second section on the common substrate has an array of parallel conductors or wires spaced across the second section, the conductors being perpendicular to the conductors on the first section. The first and second sections are folded along the fold line over on top of each other, after a semiconductor layer has been deposited on one or both of the conductor layers, thereby forming a matrix of memory cells. The fold line is formed by removal of some of the material, such as by perforations or depressions, by deforming the material, such as by creasing, or by altering a property of the material, such as by changing the strength or flexibility of the substrate material.The conductors or the first section may also be fabricated with narrowing cross-section areas at points where fuses are to be set to an open circuit.
REFERENCES:
patent: 4287525 (1981-09-01), Tagawa
patent: 4473892 (1984-09-01), Gilligan
patent: 4623986 (1986-11-01), Chauvel
patent: 5008496 (1991-04-01), Schmidt et al.
patent: 5185689 (1993-02-01), Maniar
patent: 5224023 (1993-06-01), Smith et al.
patent: 5453769 (1995-09-01), Schwarzl et al.
patent: 5459641 (1995-10-01), Kuriyama
patent: 5776797 (1998-07-01), Nicewarner, Jr.
patent: 5792943 (1998-08-01), Craig
patent: 5854534 (1998-12-01), Beilin et al.
patent: 6007888 (1999-12-01), Kime
patent: 6055180 (2000-04-01), Gudesen et al.
patent: 6142611 (2000-11-01), Pan
patent: 6683377 (2004-01-01), Shim et al.
patent: 0564295 (1993-06-01), None
patent: WO 98/58383 (1998-12-01), None
patent: WO 01/06563 (2001-01-01), None
Perlov Craig M
Schantz Christopher A
Guerrero Maria F.
Hewlett--Packard Development Company, L.P.
LandOfFree
Fabrication and assembly structures and methods for memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication and assembly structures and methods for memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication and assembly structures and methods for memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3608133