Fishing – trapping – and vermin destroying
Patent
1992-03-02
1993-11-30
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
257 67, 257 69, 148DIG126, H01L 21265, H01L 2700
Patent
active
052665151
ABSTRACT:
A method for fabricating a dual gate thin film transistor using a power MOSFET process having a first gate area (22) made from a monocrystalline silicon. A dielectric layer (25) is formed over the monocrystalline silicon. A first gate electrode (58) contacts the first gate area (22). A thin film transistor is fabricated on a first island of polysilicon (29) over the dielectric layer (25). The thin film transistor has a second gate electrode (55), and drain and source electrodes (56, 57) wherein the drain and source electrodes (56, 57) contact different portions of the first island of polysilicon (29). Preferably, the first gate electrode (58) is coupled to the second gate electrode (55).
REFERENCES:
patent: 3988761 (1976-10-01), Kanazawa
patent: 4772927 (1988-09-01), Saito et al.
patent: 4866495 (1989-09-01), Kinzer
patent: 5124769 (1992-06-01), Tanaka et al.
patent: 5144392 (1992-09-01), Brotherton
"Amorphous-Silicon thin-film metal-oxide-semiconductor Transistor" Hiroshi Hayama et al., May 1980, pp. 754-755.
"Analysis of Submicron Double-Gated Polysilicon MOS Thin Film Transistors", A. O. Adam et al., IEDM 90-3999, pp. 15.7.1-15.7.4 (1990).
Robb Francine Y.
Robb Stephen P.
Barbee Joe E.
Chaudhuri Olik
Dover Rennie William
Motorola Inc.
Pham Long
LandOfFree
Fabricating dual gate thin film transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabricating dual gate thin film transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabricating dual gate thin film transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2095686