Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2002-07-31
2004-09-21
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S424000
Reexamination Certificate
active
06794268
ABSTRACT:
BACKGROUND
This invention relates generally to forming trenches such as trenches for isolation purposes, in the fabrication of microelectronic integrated circuits.
In some cases, it is desirable to form trench isolations with two different trench depths. Conventionally this may be done by forming a trench of a first depth, covering the formed trench, and forming a trench of a second depth. Trenches of different depth that run parallel to one another may be formed by etching the shallow trench and then the deep trench. More particularly, both the shallow and the deep trench may be formed to the shallow depth. Then one shallow trench may be protected, for example with resist, leaving one of the shallow trenches unprotected. The unprotected shallow trench is then extended with etching to form the deeper trench.
However, this approach does not work when the trenches cross one another. For example, if two shallow trenches are etched across one another and then one of the trenches is protected with a resist while the other trench is deepened, the deeper trench has a bump where it crosses the shallow trench because of the protection applied in the shallow trench.
Thus, there is a need for better ways to fabricate trenches at different depths that cross one another.
REFERENCES:
patent: 5298450 (1994-03-01), Verret
patent: 5460987 (1995-10-01), Wen et al.
patent: 5574302 (1996-11-01), Wen et al.
patent: 5666002 (1997-09-01), Yamamoto et al.
patent: 5895253 (1999-04-01), Akram
patent: 5904540 (1999-05-01), Sheng et al.
patent: 5963838 (1999-10-01), Yamamoto et al.
patent: 6399449 (2002-06-01), Matsumoto
patent: 6461934 (2002-10-01), Nishida et al.
Karpov Ilya
Ozzello Tony
Pham Long
Trop Pruner & Hu P.C.
LandOfFree
Fabricating deeper and shallower trenches in semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabricating deeper and shallower trenches in semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabricating deeper and shallower trenches in semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3263575