Extracting synchronous secondary signals by functional analysis

Details Extracting synchronous secondary signals by functional analysis Extracting synchronous secondary signals by functional analysis

2003-12-08

2009-12-22

Shah, Kamini S (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Computer or peripheral device

C703S013000, C703S014000, C710S008000, C714S034000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07636655

ABSTRACT:
Programmable devices include configurable logic hardware for implementing logic gates, registers for storing data, and secondary hardware for additional functions, such as loading and clearing. The secondary hardware can implement portions of the user design, thereby decreasing the number of gates to be implemented elsewhere. A set of possible alternative implementations of portions of the user design is identified by enumerating the inputs connected with a register. Logic diagrams are created for the set of inputs, and alternative implementations are identified from the logic diagrams by recognizing patterns similar to the secondary hardware functions. To determine an implementation that balances gate savings against routing costs, alternative implementations are grouped according to compatible inputs and ranked by the number of registers in each group. The implementation with the highest rank is selected, and selected registers are removed from other alternative implementations. The remaining alternative implementations are re-ranked for further selections.

REFERENCES:
patent: 5748488 (1998-05-01), Gregory et al.
patent: 6026230 (2000-02-01), Lin et al.
patent: 6086626 (2000-07-01), Jain et al.
patent: 6195788 (2001-02-01), Leaver et al.
patent: 6526557 (2003-02-01), Young et al.
patent: 6990650 (2006-01-01), Teig et al.
patent: 7020855 (2006-03-01), Wallace
patent: 7020864 (2006-03-01), Loong
Lee et al. “Performance evaluation and optimal design for FPGA-based digit-serial DSP functions”, Nov. 15, 2002, Science Direct, http://www.sciencedirect.com, 21 pages.
Vemuri et al. “BDD-Based Logic Synthesis for LUT-Based FPGAs”, Oct. 2002, ACM Transactions on Design Automation of Electronic Systems, vol. 7, No. 4, pp. 501-525.
Cong et al. “Cut Ranking and Pruning: Enabling a General and Efficient FPGA Mapping Solution”, 1999, ACM, pp. 29-35.

Affiliated with

Also associated with

Rating

Extracting synchronous secondary signals by functional analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Extracting synchronous secondary signals by functional analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extracting synchronous secondary signals by functional analysis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4094176