External microcode operation in a multi-level microprocessor

Details External microcode operation in a multi-level microprocessor External microcode operation in a multi-level microprocessor

1981-02-06

1983-08-16

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 922

Patent

active

043995055

ABSTRACT:
A data processing system the central processing unit (CPU) of which is responsive to and executes microinstructions generated by the decoding of macroinstructions so as to provide one or more data processing operations. The system is arranged so that such microinstructions can be supplied to the CPU from a CPU-resident microcode decoding logic or from one or more external microcode decoding units. Each of the external units can identify a macroinstruction which it is capable of decoding and includes logic for externally providing one or more microinstructions which result from the decoding process. If an external microcode unit and the CPU-resident decode logic are both capable of such decoding operation, the external unit overrides the CPU decoding logic and controls the decoding operation externally. The external microcode unit includes logic for monitoring the number of microinstructions supplied to the CPU which have not yet been executed by the CPU.

REFERENCES:
patent: 3478322 (1969-11-01), Evans

Affiliated with

Also associated with

Rating

External microcode operation in a multi-level microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with External microcode operation in a multi-level microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and External microcode operation in a multi-level microprocessor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-817790