Boots – shoes – and leggings
Patent
1993-03-29
1994-08-02
Anderson, Lawrence E.
Boots, shoes, and leggings
395425, 3642601, 36424341, 36424345, 3642435, 3642436, 364DIG1, G06F 1300, G06F 1312, G06F 1314, G06F 1338
Patent
active
053353277
ABSTRACT:
A disk unit control apparatus (DKC) comprises a cache memory provided between a CPU and an external memory (DKU) storing the information exchanged with the CPU, the cache memory holding temporarily copies of the information stored in the DKU. A request from the CPU for access to the information stored in the DKU is met as far as possible by use of the information held in the cache memory. First transfer routes of information between the CPU and the cache memory is greater in number than second transfer routes of information between the cache memory and the DKU. This makes it possible that even when direct accesses to the DKU in the same number as the second transfer routes occur in each of the first transfer route, accesses to the cache memory which may arise from other CPUs are capable of being effected through the remaining ones of the first transfer routes. As a result, a cache memory accessible with high speed is obtained, and the utilization efficiency of the data stored in the cache memory is substantially improved, improving the data throughput between the CPU and the DKU.
REFERENCES:
patent: 4429363 (1984-01-01), Duke et al.
patent: 4571671 (1986-02-01), Burns et al.
patent: 4571674 (1986-02-01), Hartung
patent: 4603380 (1986-07-01), Easton et al.
patent: 4819203 (1989-04-01), Shiroyanagi et al.
patent: 4870565 (1989-09-01), Yamamoto et al.
patent: 4916605 (1990-04-01), Beardsley et al.
patent: 4920478 (1990-04-01), Furuya et al.
patent: 4930066 (1990-05-01), Yokota
patent: 4951246 (1990-08-01), Fromm et al.
patent: 4972364 (1990-11-01), Barrett et al.
patent: 4974156 (1990-11-01), Harding et al.
patent: 5060145 (1991-10-01), Scheuneman et al.
patent: 5070477 (1991-12-01), Latif et al.
patent: 5072420 (1991-11-01), Conley et al.
patent: 5193154 (1993-03-01), Kitajima et al.
Hirashima Ken
Hisano Kiyoshi
Kubota Kenji
Kurosawa Hiroyuki
Sugimoto Shuji
Anderson Lawrence E.
Hitachi , Ltd.
Shah Alpesh M.
LandOfFree
External memory control techniques with multiprocessors improvin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with External memory control techniques with multiprocessors improvin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and External memory control techniques with multiprocessors improvin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-71346