Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2004-08-30
2008-10-28
Dam, Tuan Q. (Department: 2192)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S154000, C717S159000
Reexamination Certificate
active
07444628
ABSTRACT:
A method, apparatus, and computer instructions for scheduling instructions for execution. Identify a series of instructions in a loop, wherein the series of instructions has a cyclic data dependency. Determine whether the series of instructions is a uniform series of instructions. Schedule execution of the uniform series of instructions within the loop to optimize execution of the loop in response to the identified series of instructions being the uniform series of instructions.
REFERENCES:
patent: 5491823 (1996-02-01), Ruttenberg
patent: 5664193 (1997-09-01), Tirumalai
patent: 5809308 (1998-09-01), Tirumalai
patent: 5835776 (1998-11-01), Tirumalai et al.
patent: 5867711 (1999-02-01), Subramanian et al.
patent: 6044222 (2000-03-01), Simons et al.
patent: 6341370 (2002-01-01), Tirumalai et al.
patent: 6615403 (2003-09-01), Muthukumar et al.
patent: 6634024 (2003-10-01), Tirumalai et al.
patent: 6651247 (2003-11-01), Srinivasan
patent: 6671878 (2003-12-01), Bliss
patent: 6832370 (2004-12-01), Srinivasan et al.
patent: 7096438 (2006-08-01), Sivaraman et al.
patent: 2003/0208749 (2003-11-01), Rajagopalan
patent: 2004/0163053 (2004-08-01), Snider
patent: 2005/0216899 (2005-09-01), Muthukumar et al.
patent: 2005/0283772 (2005-12-01), Muthukumar et al.
B. Ramakrishna Rau, “Iteractive Modulo Scheduling”, Nov. 1995, Hewlett Packard Company 1995, pp. 1-68.
B. Ramakrishna Rau, “Iteractive Modulo Scheduling”, Hewlett Packard Company 1994, pp. 63-74.
Rau, “Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops”, 1994 ACM, pp. 63-74.
Codina et al., “A Comparative Study of Modulo Scheduling Techniques”, 2002 ACM, ICS'02, Jun. 22-26, 2002, New York, NY, USA, pp. 97-106.
Sanchez et al., “Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture”, 2000 IEEE, pp. 1-10.
Zalamea et al., “Two-Level Hierarchical Register File Organization for VLIW Processors”, 2000 IEEE, pp. 1-10.
Eichenberger et al., “Efficient Formulation for Optimal Modulo Schedulers”, PLDI '97, Las Vegas, NV, USA, 1997 ACM, pp. 194-205.
Zalamea et al., “Hierarchical Clustered Register File Organization for VLIW Processors”, Proceedings International Parallel and Distributed Processing Symposium, 10 pp., Los Alamitos, CA, USA, 2003, Abstract.
Altman et al., “Optimal Modulo Scheduling Through Enumeration”, International Journal of Parallel Programming, vol. 26, No. 3, pp. 313-344, Jun. 1998, Abstract.
Llosa et al., “Reduced Code Size Modulo Scheduling in the Absence of Hardware Support”, 35thAnnual IEEE/ACM International Symposium on Microarchitecture (Micro-35), Nov. 18-22, 2002, Istanbul, Turkey, pp. 1-24.
Llosa et al., “Lifetime-Sensitive Modulo Scheduling in a Production Environment”, IEEE Transactions on Computers, vol. 50, No. 3, Mar. 2001, pp. 234-249.
Dam Tuan Q.
Fay III Theodore D.
Handelsman Libby Z
International Business Machines - Corporation
Lee Marina
LandOfFree
Extension of swing modulo scheduling to evenly distribute... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Extension of swing modulo scheduling to evenly distribute..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extension of swing modulo scheduling to evenly distribute... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3990191