Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2001-08-24
2003-07-08
Whitehead, Jr., Carl (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
Reexamination Certificate
active
06590271
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the field of integrated circuit manufacturing, and more specifically, to methods and structures for providing isolation between circuit elements.
2. Background
Advances in semiconductor manufacturing technology have led to the integration of millions of transistors onto a single integrated circuit (IC). In order to reach these levels of integration all the elements that go into such an IC must be shrunk. It is well known in the field of integrated circuit manufacturing that it is desirable to reduce the size of the transistors and interconnect lines that make up the bulk of an integrated circuit. However, modern metal-oxide-semiconductor (MOS) integrated circuits have also addressed the design and implementation of isolation structures to increase the density of ICs.
The state of the art isolation scheme in manufacturing of integrated circuits is to use shallow dielectric trenches to electrically separate neighboring transistors. Trenches are fabricated by a sequence of etching the silicon substrate, filling the trench with dielectric material, and planarization of the entire substrate by chemical mechanical polishing. The isolation performance of the shallow-trench isolation directly depends on the trench depth. Generally, the deeper the trenches, the better the isolation. However, as the packing density continues to increase, the lateral dimension of the trenches continues to decrease in ultra-large-scale integrated circuits. In order to achieve a manufacture-worthy process, the aspect ratio of the trenches, and therefore the depth of the trenches, is limited due to the limitations of the trench etching, filling, and polishing operations. This in turn compromises the isolation performance, and imposes an extra limitation to the process development.
Accordingly, there is a need for methods and structures to improve circuit density while maintaining appropriate electrical isolation between circuit elements.
REFERENCES:
patent: 4683637 (1987-08-01), Varker et al.
patent: 4700454 (1987-10-01), Baerg et al.
patent: 4983226 (1991-01-01), Hunter et al.
patent: 5130268 (1992-07-01), Liou
patent: 5212397 (1993-05-01), See et al.
patent: 5445989 (1995-08-01), Lur et al.
patent: 5733813 (1998-03-01), Chen et al.
patent: 5783476 (1998-07-01), Arnold
patent: 5940718 (1999-08-01), Ibok et al.
patent: 5976952 (1999-11-01), Gardner et al.
patent: 6054343 (2000-04-01), Ashburn
patent: 6066530 (2000-05-01), Templeton et al.
patent: 6146973 (2000-11-01), He et al.
patent: 6187651 (2001-02-01), Oh
patent: 6245639 (2001-06-01), Tsai et al.
patent: 6284626 (2001-09-01), Kim
patent: 2002/0055236 (2002-05-01), Chen
patent: 019702110 (1997-07-01), None
patent: 0595233 (1994-05-01), None
patent: 4-37152 (1992-02-01), None
Webster's Collegiate Dictionary, tenth edition 1997, p. 1171.*
Patent Abstracts of Japan, 04037152, Feb. 7, 1992.
Liu Mark Y.
Pipes Leonard C.
Taylor Mitchell C.
Blakely , Sokoloff, Taylor & Zafman LLP
Blum David S
Intel Corporation
LandOfFree
Extension of shallow trench isolation by ion implantation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Extension of shallow trench isolation by ion implantation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extension of shallow trench isolation by ion implantation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3042137