Extended architecture for FPGA

Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

361744, 361791, 361792, 257697, 439 69, 174262, H01R 2368

Patent

active

054404533

ABSTRACT:
The invention provides a packaging technique implementing an electronic circuit, comprising several individually packaged sub-circuits, on a circuit board within the footprint of a single package. The embodiment of the present invention is particularly advantageous when implementing application specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs). Selected pins of an upper package are electrically coupled to corresponding pins of the next lower adjacent package such that the pins of the uppermost package can be coupled to the pins of the lowermost package and correspondingly to the signal leads and power bus conductors of the printed circuit board. Portions of selected pins may be removed from one or more packages prior to forming the stacked structure to electrically isolate corresponding pins of upper packages from the pins of lower packages. A template is provided that permits rapid identification of pins to be removed before the packages are configured in the stack.
Careful partitioning of the electrical circuit permits a limited number of standard bonding patterns to be combined in a large variety of configurations by rotating packages relative to adjacent packages in the stack. Each package is also provided with additional pins that may be used for vertical routing in a manner that couples non-adjacent packages without coupling to intervening packages. Heat sinks and heat pipes are attachable to the stack to increase thermal dissipation.

REFERENCES:
patent: 3676748 (1972-07-01), Kobayashi et al.
patent: 3718750 (1973-02-01), Sayers et al.
patent: 3764856 (1973-10-01), Martin
patent: 3777221 (1973-12-01), Tatusko et al.
patent: 3999105 (1976-12-01), Archey et al.
patent: 4103321 (1978-07-01), Gansert et al.
patent: 4137559 (1979-01-01), Reuting
patent: 4338652 (1982-07-01), Romanczuk et al.
patent: 4514784 (1985-04-01), Williams et al.
patent: 4620632 (1986-11-01), Alemanni
patent: 4630172 (1986-12-01), Stenerson et al.
patent: 4654694 (1987-03-01), Val
patent: 4729061 (1988-03-01), Brown
patent: 4920454 (1990-04-01), Stopper et al.
patent: 4953060 (1990-08-01), Lauffer et al.
patent: 5128831 (1992-07-01), Fox, III et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Extended architecture for FPGA does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Extended architecture for FPGA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extended architecture for FPGA will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-975891

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.