Expandable digital switching matrix with fault-tolerance and min

Details Expandable digital switching matrix with fault-tolerance and min Expandable digital switching matrix with fault-tolerance and min

1986-05-02

1989-07-25

Safourek, Benedict V.

Multiplex communications

Wide area network

Packet switching

H04Q 1104

Patent

active

048520853

ABSTRACT:
In a telecommunications switching system, the physical switching matrix is constructed in modular parts for easy expansion. A complete set of switching lines in one direction is cross-indexed with a partial set of switching lines in the other direction, and modular expansion is allowed by adding further partial sets of switching lines to further complete the matrix. Minimum bit delay is accomplished by routing all data bits through at most two data buffers on their transmission through the switch.

REFERENCES:
patent: 3311706 (1967-03-01), Brightman et al.
patent: 3596246 (1971-07-01), Nakagome et al.
patent: 3970794 (1976-07-01), Neufang
patent: 4122310 (1978-10-01), Ryden et al.
patent: 4287590 (1981-09-01), Boute et al.
patent: 4377859 (1983-03-01), Dunning et al.
patent: 4389720 (1983-06-01), Baxter et al.
patent: 4616360 (1986-10-01), Lewis

Affiliated with

Also associated with

Rating

Expandable digital switching matrix with fault-tolerance and min does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Expandable digital switching matrix with fault-tolerance and min, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Expandable digital switching matrix with fault-tolerance and min will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2364097