Execution unit architecture to support X86 instruction set and X

Details Execution unit architecture to support X86 instruction set and X Execution unit architecture to support X86 instruction set and X

1995-05-26

1997-08-05

Shah, Alpesh M.

Boots, shoes, and leggings

3954211, 36473001, 3642328, 3642555, 364258, 364DIG1, G06F 900

Patent

active

056551398

ABSTRACT:
A microprocessor execution unit includes an arithmetic unit and an addressing unit. The arithmetic unit performs arithmetic and logical operations on operands. The addressing unit operates in conjunction with the arithmetic unit to calculate offsets, limits, and linear addresses in a single cycle.

REFERENCES:
patent: 3461433 (1969-08-01), Emerson
patent: 3949378 (1976-04-01), Crabb et al.
patent: 5031135 (1991-07-01), Chandravadan Patel et al.
patent: 5189319 (1993-02-01), Fung et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5249148 (1993-09-01), Cathernood et al.
patent: 5254888 (1993-10-01), Lee et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5293592 (1994-03-01), Fu et al.
patent: 5335333 (1994-08-01), Hinton et al.
patent: 5381537 (1995-01-01), Baum et al.
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5408626 (1995-04-01), Dixit
patent: 5511017 (1996-04-01), Cohen et al.
patent: 5590297 (1996-12-01), Huck et al.
IBM Technical Disclosure Bulletin, vol. 35, #2, 1 Jul. 1992, pp. 284-285, "Four-Bit Multiply Step Using Effective Address Unit".
Serra, Micaela & Dervisoglu, Bulent I, "Testing", Chapter 79, The Electrical Engineering Handbook, Richard C. Dorf, Editor-in-Chief, pp. 1808-1837, CRC Press.
L-T Wang et al., "Feedback Shift Registers For Self-Testing Circuits", VLSI Systems Design, Dec. 1986.
Masakazu Shoji, "CMOS Dynamic Gates", Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp. 210-257.
Guthrie, Charles, "Power-On Sequencing For Liquid Crystal Displays; Why, When, And How", Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9.
Bernd Moeschen, "NS32SP160--Feature Communication Controller Architecture Specification", National Semiconductor, Rev. 1.0, May 13, 1993.
Agarwal, Rakesh F., 80.times.86 Architecture and Programming, vol. II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543.
Intel486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993.
"8327A High Performance Prgrammable DMA Controller (8237A, 8237A-4, 8237A-5)", Periphral Components, Intel, 1992, pp. 3-14 thru 3-50.
Kane, Gerry, "R2000 Processor Programming Model", Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc.
Hennessy, John, et al., "Interpreting Memory Addresses", Computer Architecture A Quantitative Approach, pp. 95-97, Morgan Kaufmann Publishers, Inc. 1990.
PowerPC601 Reference Manual, IBM, 1994, Chapter 9, "System Interface Operation", pp. 9-15 thru 9-17.
Intel Corp. Microsoft Corp., Advanced Power Management (APM) BIOS Interface Specification, Revision 1.1, Sep. 1993.
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Processor Bus, pp. 3-28 thru 3-32.

Affiliated with

Also associated with

Rating

Execution unit architecture to support X86 instruction set and X does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Execution unit architecture to support X86 instruction set and X, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Execution unit architecture to support X86 instruction set and X will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1082092