Execution time modification of instruction emulation parameters

Details Execution time modification of instruction emulation parameters Execution time modification of instruction emulation parameters

2007-07-31

2007-07-31

Rodriguez, Paul (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Emulation

Of instruction

C717S138000

Reexamination Certificate

active

10029497

ABSTRACT:
To improve computer performance, problems of emulation such as WAR hazard, uneven utilization of machine resources, unnecessary dependencies, wasted hardware resources and data buffer pollution, are alleviated by responding to dynamic execution information, such as branch prediction, register usage, overflow, a history of branch predictions of groups of branches combined, and a history of register usage for: dynamically modifying instruction parameters of an emulation sequence of instructions; reordering emulated instructions; and adding or changing the dynamic execution information.

REFERENCES:
patent: 4783738 (1988-11-01), Li et al.
patent: 5794062 (1998-08-01), Baxter
patent: 5794063 (1998-08-01), Favor
patent: 5826073 (1998-10-01), Ben-Meir et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5920713 (1999-07-01), Favor
patent: 6035374 (2000-03-01), Panwar et al.
patent: 6115809 (2000-09-01), Mattson et al.
patent: 6122638 (2000-09-01), Huber et al.
patent: 6195744 (2001-02-01), Favor et al.
patent: 6205537 (2001-03-01), Albonesi
patent: 6240502 (2001-05-01), Panwar et al.
patent: 6557156 (2003-04-01), Guccione
patent: 2002/0147969 (2002-10-01), Lethin et al.
Altman, Erik R.; Kaeli, David; Sheffer, Yaron; “Welcome to the opportunities of Binary Translation”, Mar. 2000, IEEE Computer.
Conte, Thomas M.; Patel, Burzin A.; Cox, J. Stan; “Using Branch Handling Hardware to Support Profile-Driven Optimization”, 1994, Proceedings of the 1994 27th annual international symposium on microarchitecture.
Wall, David W.; “Global Register Allocation at Link Time”, Oct. 28, 1986, www.hpl.hp.com/techreports/Compaq-DEEC/WRL-86-3.html.
Brian Fahs et al., “Performance Characterization of a Hardware Mechanism for Dynamic Optimization”, Dec. 2001, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, pp. 16-27.
Thomas Kistler et al.; “Continuous Program Optimization: Design and Evaluation”, Jun. 2001, IEEE Transactions on Computers, p. 549-566.
David A. Patterson et al., “Computer architecture A Quantitative Approach”, second edition, 1996, Morgan Kaufmann Publishers, pp. 229-235, 262-271.
Andrew S. Tanenbaum, “Structured Computer Organization”, second edition, 1984, Prentice-Hall, pp. 10-12.
Burke et al.; “The Jalapeno Dynamic Optimizing Compiler for Java”, 1999, Proceedings of the ACM 1999 Conference on Java Grande, pp. 129-141.
Arnold et al.; “Adaptive Optimization in the Jalapeno JVM”, 2000, Conference on Object Oriented Programming Systems and Languages, pp. 47-65.
Ramesh Radhakrishnan et al,; “Improving Java Performance Using Hardware Translation”, June 2001, Proceedings of the 15th International Conference on Supercomputing, pp. 427-438.

Affiliated with

Also associated with

Rating

Execution time modification of instruction emulation parameters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Execution time modification of instruction emulation parameters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Execution time modification of instruction emulation parameters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3728013