Exchangeable hierarchical data line structure

Details Exchangeable hierarchical data line structure Exchangeable hierarchical data line structure

1995-03-13

1996-08-13

Zarabian, A.

Static information storage and retrieval

Addressing

Plural blocks or banks

365 63, G11C 800

Patent

active

055463495

ABSTRACT:
An exchangeable hierarchical data line structure includes a first half of a unit circuit, a second half of a unit circuit and a common sense amplifier row disposed therebetween. The common sense amplifier row includes a common plurality of sense amplifiers and a common local data line. The structure includes a first set of master data lines with a first master data line and a third master data line, and a second set of master data lines with a second master data line and a fourth master data line. The master data lines form a master bus transversing the direction of the common local data line. The structure includes first switch circuitry to selectively couple signals between the common local data line and the first master data line. The structure includes second switch circuitry to selectively couple signals between the common local data line and the second master data line. A signal on the common local data line is couplable to the first master data line when the signal on the common local data line is not coupled to the second master data line, and the signal on the common data line is couplable to the second master data line when the signal on the common local data line is not coupled to first master data line.

REFERENCES:
patent: 3297085 (1994-03-01), Choi et al.
patent: 4586171 (1986-04-01), Fujishima
patent: 4694428 (1987-09-01), Matsumura et al.
patent: 4700328 (1987-10-01), Burghard
patent: 4800525 (1989-01-01), Shah et al.
patent: 4807191 (1989-02-01), Flannagan
patent: 4866676 (1989-09-01), Crisp et al.
patent: 4903344 (1990-02-01), Inoue
patent: 5058058 (1991-10-01), Yasuda et al.
patent: 5134588 (1992-07-01), Kubota et al.
patent: 5214600 (1993-05-01), Cho et al.
patent: 5227999 (1993-07-01), Ihara et al.
patent: 5243558 (1993-09-01), Saeki
patent: 5321646 (1994-06-01), Tomishima
patent: 5355339 (1994-10-01), Oh et al.
patent: 5377146 (1994-12-01), Reddy et al.
patent: 5386387 (1995-01-01), Tanizaki
patent: 5396451 (1995-03-01), Ema
Masao Taguchi et al., "A 40-ns 64-MB DRAM with 64-b Parallel Data Bus Architecture", IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1493-1497.

Affiliated with

Also associated with

Rating

Exchangeable hierarchical data line structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Exchangeable hierarchical data line structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Exchangeable hierarchical data line structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1054361