Exception reporting mechanism for a vector processor

Details Exception reporting mechanism for a vector processor Exception reporting mechanism for a vector processor

1988-03-18

1991-08-27

Shaw, Gareth D.

Boots, shoes, and leggings

36423221, 364259, 3642599, 364265, 3642654, 3642656, 3642624, G06F 1300

Patent

active

050438670

ABSTRACT:
A data process system capable of executing vector instructions and scalar instructions detects the occurrence of arithmetic exception conditions and allows subsequent scalar instruction processing until execution of the next vector instruction is required.

REFERENCES:
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4490786 (1984-12-01), Nakatani
patent: 4617625 (1986-10-01), Nagashima et al.
patent: 4636942 (1987-01-01), Chen et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4665479 (1987-05-01), Oinaga
patent: 4680730 (1987-07-01), Omoda et al.
patent: 4740893 (1988-04-01), Buchholz et al.
patent: 4791555 (1988-12-01), Garcia et al.
patent: 4809157 (1989-02-01), Eilert et al.
IBM System/370 Vector Operations Manual, First Edition, Publication No. SA22-7125-0, Jan. 1986.
CRAY-2 Computer System Functional Description, Publication No. HR-2000, CRAY Research, Inc., May 1985.

Affiliated with

Also associated with

Rating

Exception reporting mechanism for a vector processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Exception reporting mechanism for a vector processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Exception reporting mechanism for a vector processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1419022