Exception ordering in contention management to support...

Data processing: database and file management or data structures – Data integrity – Transactional processing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C707S704000, C707S674000, C707S675000, C707S683000

Reexamination Certificate

active

07860847

ABSTRACT:
Various technologies and techniques are disclosed for handling exceptions in sequential statements that are executed in parallel. A transactional memory system is provided with a contention manager. The contention manager is responsible for managing exceptions that occur within statements that were designed to be executed in an original sequential order, and that were transformed into ordered transactions for speculative execution in parallel. The contention manager ensures that any exceptions that are thrown from one or more speculatively executed blocks while the statements are being executed speculatively in parallel are handled in the original sequential order.

REFERENCES:
patent: 4884228 (1989-11-01), Stanley
patent: 5241675 (1993-08-01), Sheth et al.
patent: 5335343 (1994-08-01), Lampson et al.
patent: 5701480 (1997-12-01), Raz
patent: 6011921 (2000-01-01), Takahashi
patent: 6014741 (2000-01-01), Mahalingaiah
patent: 6016399 (2000-01-01), Chang
patent: 6088705 (2000-07-01), Lightstone
patent: 6557048 (2003-04-01), Keller
patent: 6754737 (2004-06-01), Heynemann et al.
patent: 6785779 (2004-08-01), Berg et al.
patent: 7089253 (2006-08-01), Hinshaw et al.
patent: 7146366 (2006-12-01), Hinshaw et al.
patent: 2003/0061255 (2003-03-01), Shah et al.
patent: 2003/0078910 (2003-04-01), Kanai
patent: 2003/0115276 (2003-06-01), Flaherty et al.
patent: 2003/0120669 (2003-06-01), Han
patent: 2004/0015642 (2004-01-01), Moir et al.
patent: 2004/0148150 (2004-07-01), Ashar et al.
patent: 2004/0236659 (2004-11-01), Cazalet et al.
patent: 2005/0193286 (2005-09-01), Thatte et al.
patent: 2005/0210185 (2005-09-01), Renick
patent: 2005/0283769 (2005-12-01), Eichenberger et al.
patent: 2006/0112248 (2006-05-01), Meiri et al.
patent: 2006/0190504 (2006-08-01), Pruet, III
patent: 2006/0218206 (2006-09-01), Bourbonnais et al.
patent: 2007/0198518 (2007-08-01), Luchangco et al.
patent: 01197876 (2002-04-01), None
patent: 10-2005-0054380 (2005-06-01), None
patent: WO 2007-016302 (2007-02-01), None
Costich Oliver, “Transaction Processing Using an Untrusted Scheduler in a Multilevel Database with Replicated Architecture”, pp. 1-17.
Dekeyser, et al., “Conflict Scheduling of Transactions on XML Documents”, Date: 2004, vol. 27, pp. 1-9.
Yeo, et al., “Linear Orderability of Transactions in Mobile Environment with Heterogeneous Databases”, http://scholar.google.com/scholar?hl=en&lr=&q=cache:sE6pcsZOP6UJ:www.it.swin.edu.au/personal/jhan/jhanPapers/icci96.ps+transaction+commit+linear+order+conflict.
International Search Report, Application No. PCT/US2008/066144, dated Nov. 27, 2008, 10 pages.
Frigo, et al., “The Implementation of the Cilk-5 Multithread Language”, Retrieved at <<http://supertech.csail.mit.edu/papers/cilk5.pdf>>, In the Proceedings of the ACM SIGPLAN '98 Conference on Programming Language Design and Implementation, vol. 33, Issue 5, May 1998, pp. 1-12.
Welc, et al., “Safe Futures for Java”, Retrieved at << http://www.cs.purdue.edu/homes/suresh/papers/oopsla05.pdf>>, Proceedings of the 20th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications, Oct. 16-20, 2005, pp. 439-453.
Hammond, et al., “Programming with Transactional Coherence and Consistency (TCC)”, Retrieved at << http://tcc.stanford.edu/publications/tcc—asplos2004.pdf>>, Architectural Support for Programming Languages and Operating Systems, Oct. 7-13, 2004, 13 pages.
Chung, et al., “The Common Case Transactional Behavior of Multithreaded programs”, High-Performance Computer Architecture, 12th International Symposium, IEEE, Feb. 2006, 12 pages.
Wolfe, M., “High Performance Compilers for Parallel Computing”, Redwood City; Addison-Wesley, 1996, ISBN 0-8053-4, Chapters 5-7, 9, 11, 222 pages.
International Search Report, Application No. PCT/US2008/065362, dated Oct. 28, 2008, 11 pages.
International Search Report, Application No. PCT/US2008/065363, mailed Oct. 29, 2008, 10 pages.
International Search Report, Application No. PCT/US2007/085035, mailed Mar. 21, 2008, 11 pages.
Shavit, Nir, “Software Transactional Memory”, In Proceedings of the 14th Symposium on Principles of Distributed Computing, Ottawa: ACM, 1995, 10 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Exception ordering in contention management to support... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Exception ordering in contention management to support..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Exception ordering in contention management to support... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4189680

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.