Evolutionary technique for automated synthesis of electronic...

Details Evolutionary technique for automated synthesis of electronic... Evolutionary technique for automated synthesis of electronic...

2007-02-27

2007-02-27

Ferris, Fred (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

C702S002000, C702S014000, C702S015000, C716S030000, C706S013000

Reexamination Certificate

active

10768754

ABSTRACT:
An evolvable circuit includes a plurality of reconfigurable switches, a plurality of transistors within a region of the circuit, the plurality of transistors having terminals, the plurality of transistors being coupled between a power source terminal and a power sink terminal so as to be capable of admitting power between the power source terminal and the power sink terminal, the plurality of transistors being coupled so that every transistor to transistor terminal coupling within the region of the circuit comprises a reconfigurable switch.

REFERENCES:
patent: 5021856 (1991-06-01), Wheaton
patent: 5258947 (1993-11-01), Sourgen
patent: 5677691 (1997-10-01), Hosticka et al.
patent: 5705938 (1998-01-01), Kean
patent: 5867397 (1999-02-01), Koza et al.
patent: 5897628 (1999-04-01), Kitano
patent: 5959871 (1999-09-01), Pierzchala et al.
patent: 5970487 (1999-10-01), Shackleford et al.
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6185547 (2001-02-01), Shackleford et al.
patent: 6195593 (2001-02-01), Nguyen
patent: 6360191 (2002-03-01), Koza et al.
patent: 6363517 (2002-03-01), Levi et al.
patent: 6363519 (2002-03-01), Levi et al.
patent: 6378122 (2002-04-01), Levi et al.
patent: 6510547 (2003-01-01), Levi
patent: 6526556 (2003-02-01), Stoica et al.
patent: 6539532 (2003-03-01), Levi et al.
patent: 6728666 (2004-04-01), Stoica et al.
patent: 7072814 (2006-07-01), Stoica
“Genetic FPGA: Evolving Stable Circuits on Mainstream FPGA Devices”, Levi et al, Proceedings NASA/DoD Evolvable hardware workshop, pp. 12-17, IEEE 1999.
“Promises and Challenges of Evolvable Hardware”, Yao et al, IEEE Transactions on Sys, Man, Cyber Part C, vol. 29, No. 1 Feb. 1999.
Bennett, F. III, et al. “Evolution of a 60 decibel Op Amp Using Genetic Programming”,First Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 455-469.
Flockton, Stuart J., et al., “Intrinsic Circuit Evolution Using Programmable Analogue Arrays,”Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware, Springer-Verlag, Switzerland, 1998, pp. 144-153.
Iba, Hitishi, et al., “Machine Learning Approach to Gate-Level Evolvable Hardware,”Proc. Of the First Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 327-343.
Kajitani, Isamu, et al., “A gate-level Ettw Chip: Implementing GA operations and reconfigurable hardware on a single LSI,”Proc. Of the Second Intl'l Conf. On Evolvable Sytems: From Biology to Hardware, Springer-Verlag, Berlin, 1998, pp. 1-12.
Koza, John R., et al., “Reuse, Parameterized Reuse, and Hierarchical Reuse of Substructures in Evolving Electrical Circuits Using Genetic Programming,”Proc. Of the First Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 312-326.
Koza, John R., et al., “Automated WYWIWYG Design of Both the Topology and Component Values of Electrical Circutis Using Genetic Programming,”Proc. Of the First Annual Genetic Programming Conference, MIT Press, Cambridge MA, 1996, pp. 123-131.
Koza, John R. et al., “Automated Synthesis of Analog Electrical Circuits by Means of Genetic Programming,”IEEE Transaction on Evolutionary Computation, vol. 1, No. 2, 1997, pp. 109-128.
Lohn, Jason D., et al., “Automated Analog Circuit Synthesis Using a Linear Representation,”Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware, Springer-Verlag, Berlin, 1998, pp. 125-133.
Murakawa, Masahiro, et al., “Analogue EHW Chip for Intermediate Frequency Filters,”Proc. Of the Second Int'l Conf. On Evolvable Systems: From Biology to Hardware, Springer-Verlag, Berlin, 1998, pp. 143-143.
Stoica, Adrian, “On Hardware Evolvability and Levels of Granularity,”International Conference On Intelligent Systems and Semiotics, NIST, Gaithersburg VA, Sep. 1997, pp. 244-247.
Thompson, Adrian, “Silicon Evolution,”Proc. Of the First Annual Genetic Programming Conference, MIT Press, Cambridge MA, 1996, pp. 444-452.
Thompson, Adrian, “On the Automatic Design of Robust Electronics Through Artificial Evolution,”Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware, Springer-Verlag, Switzerland, 1998, pp. 13-24.
Thompson, Adrian, “An evolved circuit, intrinsic in silicon, entwined with physics,”Proc. Of the First Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 390-405.
Zebulum, Richard S., et al., “Evolvable Systems in Hardware Design: Taxonomy, Survey and Applications,”Proc. Of the First Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 344-358.
Zebulum, Richard S., et al., “Analog Circuits Evolution in Extrinsic and Intrinsic Modes,”Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware, Springer-Verlag, Berlin, 1998, pp. 154-165.
Augusto, Soares J.A., and Almeida, Beltran C.F., “Analog Fault Diagnosis in Nonlinear DC Circuits with an Evolutionary Algorithm,”IEEE, Jul. 2000, pp. 609-616.
Layzell, Paul, “A New Research Tool for Intrinsic Hardware Evolution,” Second International Conference,ICES98, Lausanne, Switzerland, Springer, Sep. 23-25, 1998, pp. 47-56.
Perkowski, M. Chebotarev, A., and Mishchenko, A., “Evolvable Hardware or Learning Hardware? Induction of State Machines from Temporal Logic Constraints,”Proceedings of the First NASA/DoD Workshop, Jul. 19-21, 1999, pp. 129-138.
Stoica, Adrian, “Reconfigurable Transistor Arrays for Evolvable Hardware,” NASA Tech Brief, vol. 25, No. 2, Item # from JPL New Technology Report NPO-20078, Jul. 26, 1996, pp. 5a.
Stoica, Adrian, “Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space,”IEEE, May 2000, pp. 1-9.
Stoica, Adrian, “Toward Evolvable Hardware Chips: Experiments with a Programmable Transistor Array,”IEEE, Apr. 1999, pp. 1-7.
Stoica, A., Keymeulen, D., Duong, V., and Salazar-Lazaro, C., “Automatic Synthesis and Fault-Tolerant Experiments on an Evolvable Hardware Platform,”IEEE, Oct. 2000, pp. 465-471.
Stoica, A., Keymeulen, D., Salazar-Lazaro, C., Li, W., Hayworth, K., and Tawerl, R., “Toward On-board Synthesis and Adaption of Electric Functions: An Evolvable Hardware Approach,”IEEE, vol. 2, Mar. 1999, pp. 351-357.
Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C., and Li, W., “Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits,”Evolvable Hardware '99: Proceedings of the First NASA/DoD Workshop on Evolvable Hardware, Pasadena, CA, Jul. 19-21, 1999.
Stoica, A., Salazar-Lazaro, C., and Tawel, R., “Evolvable Electronic Systems,”1998 Military and Aerospace Applications of Programmable Devices and Technologies(MAPLD)Conference, Pasadena, CA, Sep. 15-16, 1998.
Stoica, A., Keymeulen, D., Zebulum, R., Thakoor, A., Daud, T., Klimeck, G., Jin, Y., Tawel, R., and Duong, V., “Evolution of analog circuits on Field Programmable Transistor Arrays,”IEEE, Jul. 2000, pp. 1-10.
Stoica, A., Klimeck, G., Salazar-Lazaro, C., Keymeulen, D., and Thakoor, A., “Evolutionary Design of Electronic Devices and Circuits,”Evolutionary Computation, Proceedings of the 1999 Congress, Washington, D.C., Jul. 6-9, 1999, pp. 1271-1278.
Zebulum, R., Pacheco, M., “Evolvable Hardware: On the Automatic Synthesis of Analog Control Systems,”IEEE, Mar. 2000, pp. 451-463.
Zebulum, R., Stoica, A., and Keymeulen, D., “A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution,”3rdInternational Conference on Evolvable Systems, ICES2000, Edinburgh, Scotland, Apr. 2000.

Affiliated with

Also associated with

Rating

Evolutionary technique for automated synthesis of electronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Evolutionary technique for automated synthesis of electronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Evolutionary technique for automated synthesis of electronic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3849086