Event qualified test methods and circuitry

Details Event qualified test methods and circuitry Event qualified test methods and circuitry

1993-10-08

1994-10-04

Atkinson, Charles E.

Excavating

371 51, G01R 3128

Patent

active

053533089

ABSTRACT:
An event qualification architecture comprises event qualification cells (24) having an internal memory for detecting qualification events. The event qualification cells (24) output a signal indicating when a match has occurred, which is interpreted by an event qualification module (22). The event qualification module controls the test circuitry which may include test cell registers (14, 16) and test memory (28). A number of protocols are provided which can be designed into a circuit to provide the timing and control required to activate test logic in the circuit during normal system operation.

REFERENCES:
patent: 3789359 (1974-01-01), Clark, Jr. et al.
patent: 4161276 (1979-07-01), Sacher et al.
patent: 4811299 (1989-03-01), Miyazawa et al.
patent: 4857835 (1989-08-01), Whetsel, Jr.
patent: 5001713 (1991-03-01), Whetsel, Jr.
patent: 5008885 (1991-04-01), Huang et al.
patent: 5023872 (1991-06-01), Annamalai
patent: 5048021 (1991-09-01), Jarwala et al.
patent: 5084874 (1992-01-01), Whetsel, Jr.

Affiliated with

Also associated with

Rating

Event qualified test methods and circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Event qualified test methods and circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Event qualified test methods and circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-587382