Pulse or digital communications – Systems using alternating or pulsating current – Antinoise or distortion
Reexamination Certificate
2007-08-28
2007-08-28
Corrielus, Jean B. (Department: 2611)
Pulse or digital communications
Systems using alternating or pulsating current
Antinoise or distortion
C375S233000, C375S348000
Reexamination Certificate
active
10919729
ABSTRACT:
Various systems and methods providing high speed decoding, enhanced power reduction and clock domain partitioning for a multi-pair gigabit Ethernet transceiver are disclosed. ISI compensation is partitioned into two stages; a first stage compensates ISI components induced by characteristics of a transmitters partial response pulse shaping filter in a demodulator, a second stage compensates ISI components induced by characteristics of a multi-pair transmission channel in a Viterbi decoder. High speed decoding is accomplished by reducing the DFE depth by providing an input signal from a multiple decision feedback equalizer to the Viterbi based on a tail value and a subset of coefficient values received from a unit depth decision-feedback equalizer. Power reduction is accomplished by adaptively truncating active taps in the NEXT, FEXT and echo cancellation filters, or by disabling decoder circuitry portions, as channel response characteristics allow. A receive clock signal is generated such that it is synchronous in frequency with analog sampling clock signals and has a particular phase offset with respect to one of the sampling clock signals. This phase offset is adjusted such that system performance degradation due to coupling of switching noise from the digital sections to the analog sections is substantially minimized.
REFERENCES:
patent: 4631735 (1986-12-01), Qureshi
patent: 4811361 (1989-03-01), Bacou et al.
patent: 5031194 (1991-07-01), Crespo et al.
patent: 5056117 (1991-10-01), Gitlin et al.
patent: 5159282 (1992-10-01), Serizawa et al.
patent: 5208829 (1993-05-01), Soleimani et al.
patent: 5307405 (1994-04-01), Sih
patent: 5388092 (1995-02-01), Koyama et al.
patent: 5416799 (1995-05-01), Currivan et al.
patent: 5455819 (1995-10-01), Sugiyama
patent: 5497401 (1996-03-01), Ramaswamy et al.
patent: 5517435 (1996-05-01), Sugiyama
patent: 5526347 (1996-06-01), Chen et al.
patent: 5539773 (1996-07-01), Knee et al.
patent: 5566191 (1996-10-01), Ohnishi et al.
patent: 5604741 (1997-02-01), Samueli et al.
patent: 5617450 (1997-04-01), Kakuishi et al.
patent: 5659609 (1997-08-01), Koizumi et al.
patent: 5745564 (1998-04-01), Meek
patent: 5796725 (1998-08-01), Muraoka
patent: 5933495 (1999-08-01), Oh
patent: 5946349 (1999-08-01), Raghunath
patent: 5999567 (1999-12-01), Torkkola
patent: 6009120 (1999-12-01), Nobakht
Abnous Arthur
Agazzi Oscar E.
Creigh John L.
Hatamian Mehdi
Kruse David E.
Broadcom Corporation
Corrielus Jean B.
McAndrews Held & Malloy Ltd.
LandOfFree
Ethernet transceiver with single-state decision feedback... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ethernet transceiver with single-state decision feedback..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ethernet transceiver with single-state decision feedback... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3896493