Etching process using a buffer layer

Details Etching process using a buffer layer Etching process using a buffer layer

1997-03-14

2000-06-20

Powell, William

Semiconductor device manufacturing: process

Chemical etching

Vapor phase etching

438751, H01L 2100

Patent

active

060777907

ABSTRACT:
The present invention is directed toward building a microelectronic device in which a semiconductor substrate has thereon an etch buffer layer used in a processing method in which the buffer layer will act as an etch uniformity aid. In a method of making the microelectronic device, a semiconductor substrate is covered with an etch buffer layer and with an insulative layer. A first etch is performed by patterning and etching through a mask. The first etch penetrates the insulative layer, forms a cavity therein, and is selective to the buffer layer so as to expose the buffer layer. A second etch is performed that is selective to the insulative layer and the semiconductor substrate, and is not selective to the buffer layer. The buffer layer can be an insulative material of a type other than the material of the insulative layer or the buffer layer can also be of a conductive material. Where the buffer layer is of a conductive layer, the effect of the second etch is that the insulative layer is substantially undercut due to the etching of the buffer layer and due to selectivity to all other etch-exposed structures upon the semiconductor substrate. The undercut leaves a laterally-oriented second cavity within which lateral surfaces of the buffer layer are exposed. Following the second etch, a method of covering the laterally exposed surfaces of the buffer layer, exposed by the undercut, is chosen in order to isolate the remaining laterally exposed surfaces of the buffer layer. These methods include reflowing the insulative layer to cover the laterally exposed surfaces of the buffer layer, and forming a liner layer in the cavity to cover the laterally exposed surfaces of the buffer layer.

REFERENCES:
patent: 4093503 (1978-06-01), Harris et al.
patent: 4571817 (1986-02-01), Birritella et al.
patent: 5275972 (1994-01-01), Ogawa et al.
patent: 5358908 (1994-10-01), Reinberg et al.
patent: 5432120 (1995-07-01), Meister et al.
patent: 5484740 (1996-01-01), Cho
patent: 5719088 (1998-02-01), Huang et al.
U. Schnakenberg et al., TMAHW Etchants For Silicon Micromachining, 91CH2817-5/91/000-0815, IEEE, 815-818, 1991.
G. L. Kuhn et al., Thin Silicon Film on Insulating Substrate, J. Electrochem. Soc. Solid State Science and Technology, vol. 120, No. 11, 1563-1566, 1973.
Super Q Etch, Olin Electronic Materials, Olin Corporation, Chandler, AZ (1993).
Box Cell, Toshiba.

Affiliated with

Also associated with

Rating

Etching process using a buffer layer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Etching process using a buffer layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Etching process using a buffer layer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1852224