Estimation of timing errors in a time-interleaved analog to...

Details Estimation of timing errors in a time-interleaved analog to... Estimation of timing errors in a time-interleaved analog to...

2005-02-04

2010-06-22

Williams, Howard (Department: 2819)

Coded data generation or conversion

Converter compensation

C341S120000

Reexamination Certificate

active

07741982

ABSTRACT:
A method for estimating a relative time difference vector in a group of digitized signals from a time interleaved analog-to-digital module having a plurality of parallel and time interleaved analog-to-digital converters. The method comprises the steps of selecting (S1) one of said digitized signals as a reference signal, calculating (S2-S3) an actual time delay between each of the remaining signals and said reference signal, and subtracting (S4), for each of said remaining signals, an intended interleaving time delay from said time delay. In order for this method to provide the correct estimate, the signal must be bandlimited, not only to the system bandwidth, but to the bandwidth of one ADC. However, given this bandwidth limitation, the estimation is very precise, and therefore enables reconstruction of the digitized signal without feedback.

REFERENCES:
patent: 5239299 (1993-08-01), Apple et al.
patent: 5294926 (1994-03-01), Corcoran
patent: 5294969 (1994-03-01), Ito
patent: 5568142 (1996-10-01), Velazquez et al.
patent: 6384756 (2002-05-01), Tajiri et al.
patent: 6522282 (2003-02-01), Elbornsson
patent: 2002/0075177 (2002-06-01), Lowenborg et al.
patent: 2002/0093439 (2002-07-01), Lundin et al.
patent: 2006/0017599 (2006-01-01), Elbornsson
patent: WO 0249217 (2002-06-01), None
patent: WO 2004/079917 (2004-09-01), None
Communication dated May 21, 2008 in counterpart European Application No. 05711027.2-2206.
Valimaki et al., “Principles of Fractional Delay Filters”,IEEE, pp. 3870-3873 (2000).
Hakan Johansson, “Reconstruction of Nonuniformity Sampled Bandlimited Signals by Means of Digital Fractional Delay Filters”,IEEE Trans. On Signal Proc., vol. 50, No. 11, pp. 2757-2767 (Nov. 2002).
Hakan Johansson et al., “Reconstruction of Nonuniformity Sampled Bandlimited Signals Using Digital Fractional Delay Filters”,IEEE, pp. II-593-596 (2001).
Jonas Elbornsson et al., “Blind Adaptive Equalization of Mismatch Errors in a Time-Interleaved A/D Converter System”, IEEE Trans on Circuits & Sys., vol. 51, No. 1, pp. 151-158 (Jan. 2004).
Suk Yu Hui et al., “Challenges in the Migration to 4G Mobile Systems,”IEEE Comm. Mag., vol.41, No. 12, pp. 54-59 (Dec. 2003).
Robert H. Walden, “Analog-to-Digital Converter Survey and Analysis,”IEEE J. Sel. Areas in Comm., vol. 17, No. 4, pp. 539-550 (Apr. 1999).
William C. Black, Jr., “Time Interleaved Converter Arrays,”IEEE J. Solid-State Circuits, vol. SC-15, No. 6, pp. 1022-1029 (Dec. 1980).
Huawen Jen et al., “A Digital-Background Calibration Technique for Minimizing Timing-Error Effects in Time-Interleaved ADC's,”IEEE Trans. Circuits Syst. II, vol. 47, No. 7. pp. 603.-613 (Jul. 2000).
Håkan Johannson, “Reconstruction of Nonuniformly Sampled Bandlimited Signals by means of Digital Fractional delay Filters,”IEEE Trans. Signal Proc., vol. 50, No. 11, pp. 2757-2767 (Nov. 2002).
Per Lowenberg, Asymmetric Filter Banks for Mitigation of Mismatch Errors in High-Speed Analog-to-Digital Converters,Linköping studies in science and technology, Diss. No. 787, Linköping University, Sweden (Dec. 2002).
James C. Candy et al., “Oversampling Methods for A/D and D/A Conversion,”Oversampling Delta-Sigma Data Converters Theory, Design and Simulation, New York IEEE Press, pp. 1-29 (1992).
A. Eshraghi et al., “A Time-Interleaved Parallel ΣΔ A/D Converter,”IEEE Trans. Circuits Syst. Ii, vol. 50, No. 3, pp. 118-129 (Mar. 2003).
P. Lowenberg et al., “On the Frequency Response of M-Channel Mixed Analog and Digital Maximally Decimated Filter Banks,”Proc. European Conf. Circuit Theory Design, Stresa, Italy, vol. 1, pp. 321-324 (Aug. 29-Sep. 2, 1999).
Per Lowenberg et al., “Analysis of Continuous-Time-Input Sigma-Delta Modulators and their Generalizations,”European Conf. Circuit Theory Design, Krakow, Poland (Sep. 1-4, 2003).
Håkan Johannson, “Reconstruction of Nonuniformly Sampled Bandlimited Signals Using Time-Varying Discrete-Time FIR Filters,”Proc. XII European Signal Proc. Conf., Vienna, Austria (Sep. 6-10, 2004).
Jonas Elbornsson et al., “Blind Adaptive Equalization of Mismatch errors in a Time-Interleaved A/D Converter System,”IEEE Trans. Circuits Syst. I, vol. 51, No. 1, pp. 151-158 (Jan. 2004).
Håkan Johannson, “Reconstruction of a Class of Nonuniformly Sampled and Decimated Bandlimited Signals,”Proc. IEEE Int. Symp Circuits Syst., Phoenix, USA (May 26-29, 2002).
Daihong Fu et al. “A Digital Background Calibration Technique for Time-Interleaved Analog-to-Digital Converters”. IEE Journal of Solid-State Circuits, vol. 33, No. 12, pp. 1904-1911. Dec. 12, 1998.
Saul R. Dooley et al. “On explicit time display estimation using the Farrow structure”. Signal Processing 72, pp. 53-57. Jun. 22, 1998.

Affiliated with

Also associated with

Rating

Estimation of timing errors in a time-interleaved analog to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Estimation of timing errors in a time-interleaved analog to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Estimation of timing errors in a time-interleaved analog to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4227738