Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2005-06-10
2009-12-08
Dunn, Drew A (Department: 2863)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
Reexamination Certificate
active
07630851
ABSTRACT:
A method for estimating the average-case activity in a digital circuit includes the steps of identifying one or more predesignated types of circuit elements in the digital circuit, and propagating activity values through any identified circuit elements using a predetermined formula.
REFERENCES:
patent: 5452215 (1995-09-01), Washabaugh
patent: 5515292 (1996-05-01), Roy et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5682320 (1997-10-01), Khouja et al.
patent: 5706205 (1998-01-01), Masuda et al.
patent: 5793317 (1998-08-01), Ko
patent: 6074428 (2000-06-01), Petler
patent: 6182268 (2001-01-01), McElvain
patent: 6212665 (2001-04-01), Zarkesh et al.
patent: 6321185 (2001-11-01), Takahashi
patent: 6345379 (2002-02-01), Khouja et al.
patent: 6389586 (2002-05-01), McElvain
patent: 6601222 (2003-07-01), Mehrotra et al.
patent: 6714049 (2004-03-01), Shenai et al.
patent: 6735743 (2004-05-01), McElvain
patent: 7222039 (2007-05-01), Wilcox et al.
patent: 7278120 (2007-10-01), Rahmat et al.
patent: 7281120 (2007-10-01), Rahmat et al.
patent: 7539958 (2009-05-01), Wilcox et al.
patent: 2004/0236559 (2004-11-01), Chen
Marculescu et al. “Switching Activity Analysis Considering Spatiotemporal Correlations” Proceedings of the 1994 IEEE/ACM International Conference on 1994, pp. 294-299.
Najm “Transition density: A Stochastic Measure of Activity in Digital Circuits” 28th Design Automation Conference Jun. 1991.
T. Uchino et al. “Switching Activity Analysis using Boolean Approximation Method” In Proceedings of the ICCAD, pp. 20-25, Nov. 1995.
T. Uchino et al. “Switching Activity Analysis for Sequential Circuits Using Boolean Approximation Method” Proceedings of the 1996 International Symposium on Low Power Electronics and Design, p. 79-84, Aug. 12-14, 1996, Monterey, California, United States.
Ding, Chih-Shun, et al. “Gate-Level Power Estimation Using tagged Probabilistic Simulation”,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(1998) 17(11):1099-1107.
Farrahi, Amir H., et al. “Activity-Driven Clock Design”,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(2001) 20(6):705-714.
Najm, Farid N. “Power Estimation Techniques for Integrated Circuits”,IEEE/ACM International Conference on Computer-Aided Design(1995), pp. 492-499.
Power estimation techniques for integrated circuits,ACM Portal—USPTO—The Guide to Computing Literature, downloaded from the Internet on Aug. 1, 2008 at http://portal.acm.org/citation.cfm?id=224841.225099, pp. 1-7.
Kinahan Simon
Shipman Ronald Ian
Wilcox Stephen Paul
Azuro (UK) Limited
Cherry Stephen J
Dunn Drew A
Townsend and Townsend / and Crew LLP
LandOfFree
Estimation of average-case activity for circuit elements in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Estimation of average-case activity for circuit elements in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Estimation of average-case activity for circuit elements in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4077149