Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2006-09-19
2010-10-12
Fureman, Jared J (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S091100, C361S111000
Reexamination Certificate
active
07813092
ABSTRACT:
Improved protection circuits are provided for use as voltage overload protection circuits, ESD protection circuits for RF input pins, and unit protection cells for distributed amplifiers. Preferably, the protection circuits include a positive threshold voltage trigger used to trigger a switch wherein the trigger includes a diode string in series with a resistor and the switch includes a bipolar transistor switch in series with a single reverse diode. Alternatively, the trigger includes a diode string in series with a single diode and a single resistor, and is used to trigger a Darlington pair transistor switch in series with a single reverse diode. In another embodiment, a Darlington pair transistor switch is triggered by a capacitor. In use with distributive amplifiers, the ESD protection circuits are preferably absorbed inside the artificial transmission lines of the distributed amplifier.
REFERENCES:
patent: 3755751 (1973-08-01), Ring
patent: 4866401 (1989-09-01), Terasima
patent: 5550699 (1996-08-01), Diaz
patent: 5708549 (1998-01-01), Croft
patent: 5774318 (1998-06-01), McClure et al.
patent: 5945713 (1999-08-01), Voldman
patent: 6069782 (2000-05-01), Lien et al.
patent: 6459340 (2002-10-01), Apel et al.
patent: 6529059 (2003-03-01), Davis
patent: 6600356 (2003-07-01), Weiss
patent: 6624999 (2003-09-01), Johnson
patent: 7102862 (2006-09-01), Lien et al.
patent: 7280332 (2007-10-01), Ma et al.
patent: 2001/0015881 (2001-08-01), Takikawa et al.
patent: 2002/0130392 (2002-09-01), Brennan et al.
patent: 2002/0154463 (2002-10-01), Mergens et al.
patent: 2004/0239437 (2004-12-01), Hosoya
patent: 2006/0044719 (2006-03-01), Chen et al.
patent: 2006/0238269 (2006-10-01), Hosoya
patent: 2007/0058308 (2007-03-01), Thijs et al.
patent: 2007/0070564 (2007-03-01), Ma et al.
Ma et al., “InGaP/GaAs HBT RF Power Amplifier with Compact ESD Protection Circuit”, IEEE MTT-S Digest (2004), pp. 1173-1176.
Ma et al., “A novel on-chip ESD protection circuit for GaAs HBT RF power amplifiers”, Journal of Electrostatics 59 (2003), pp. 211-227.
Ma et al., “A novel on-chip ESD protection circuit for GaAs HBT RF power amplifiers”, 2002 Electrical Overstress/Electrostatic Discharge Symposium Proceedings (2002), pp. 83-91.
Ma et al., “ESD Protection Design Considerations for InGaP/GaAs HBT RF Power Amplifiers”, IEEE Transactions on Microwave Theory and Techniques, vol. 53, No. 1 (Jan. 2005), pp. 221-2005.
Ma et al., “In GaP/GaAs HBT RF Power Amplifier with Compact ESD Protection Circuits”, 2004 Electrical Overstress/Electrostatic Discharge Symposium Proceedings (2004), pp. 50-56.
Ma et al., “In GaP/GaAs HBT DC-20 GHz distributed amplifier with ESD Protection Circuits”, Journal of Electrostatics 64 (2006), pp. 88-95.
Supplemental European Search Report, EP 06 81 4981, Apr. 19, 2010.
Li Guann-Pyng
Ma Yintat
Clark Christopher J
Fureman Jared J
Orrick Herrington & Sutcliffe LLP
The Regents of the University of California
LandOfFree
ESD unit protection cell for distributed amplifiers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ESD unit protection cell for distributed amplifiers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD unit protection cell for distributed amplifiers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4237330